• Journal of Korea Society of Industrial Information Systems
• /
• v.19 no.3
• /
• pp.25-30
• /
• 2014

This paper describes the design of gate driver circuits in distributed maximum power point tracking(DMPPT) controller for photovoltaic system. For the effective DMPPT control in the existence of shadowed modules, high voltage gate driver is applied to drive the DC-DC converter in each module. Some analog blocks such as 12-b ADC, PLL, and gate driver are integrated in the SoC for DMPPT. To reduce the power consumption and to avoid the high voltage damage, a short pulse generator is added in the high side level shifter. The circuit was implemented with BCDMOS 0.35um technology and can support the maximum current of 2A and the maximum voltage of 50V.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.12
• /
• pp.71-78
• /
• 2005

In this paper, we propose a transceiver for noncoherent OOK(On-Off Keying) Ultra Wide Band system based on magnitude detection. The proposed transceiver are designed using 0.18 micron CMOS technology and verified by simulation using SPICE and measurement. The proposed transceiver consist of parallelizer, Analog-to-Digital converter, clock generator, PLL and impulse generator. The time resolution of 1ns is obtained with 125MHz system clocks and 8x parallelization is carried out. The synchronized eight outputs with 2-bit resolution are delivered to the baseband. Impulse generator produces 1ns width pulse using digital CMOS gates. The simulation results and measurement show the feasibility of the proposed transceiver for UWB communication system.

• Journal of the Semiconductor & Display Technology
• /
• v.12 no.2
• /
• pp.13-17
• /
• 2013

In lighting system where several large-area organic light-emitting diode (OLED) lighting panels are involved, panel aging may appear differently from each other, resulting in a falling-off in lighting quality. To achieve uniform light output across large-area OLED lighting panels, we have employed an optical feedback circuit. Light output from each OLED panel is monitored by the optical feedback circuit that consists of a photodiode, I-V converter, 10-bit analogdigital converter (ADC), and comparator. A photodiode generates current by detecting OLED light from one side of the glass substrate (i.e., edge emission). Namely, the target luminance from the emission area (bottom emission) of OLED panels is monitored by current generated from the photodiode mounted on a glass edge. To this end, we need to establish a mapping table between the ADC value and the luminance of bottom emission. The reference ADC value corresponds to the target luminance of OLED panels. If the ADC value is lower or higher than the reference one (i.e., when the luminance of OLED panel is lower or higher than its target luminance), a micro controller unit (MCU) adjusts the pulse width modulation (PWM) used for the control of the power supplied to OLED panels in such a way that the ADC value obtained from optical feedback is the same as the reference one. As such, the target luminance of each individual OLED panel is unchanged. With the optical feedback circuit included in the lighting system, we have observed only 2% difference in relative intensity of neighboring OLED panels.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.43 no.12 s.354
• /
• pp.16-23
• /
• 2006

This paper presents the development of the fast Direction Finder using direct conversion method, which can intercept for short pulse signal of less' than 1 msec. in RF Down Converter, and CVDF(Correlative Vector Direction Finding) algorithm, which estimates DoA (Direction of Arrival). The configuration and characteristics of direction finder using 5-channel equi-spaced circular array antenna are presented and the direct conversion techniques for removing tuning time using I/Q demodulator are described. The CRLB of our model is derived, the principles of 2 kind of CVDF algorithm are explained and their characteristics are compared with CRLB w.r.t the number of samples and spacing ratio. The RF Down Converter prototype using direct conversion method is manufactured, the 2 kind of CVDF algorithm are applied and their performance are analyzed. Finally it is confirmed the LSE based CVDF algorithm is better than correlation-coefficient based except for ambiguity protection capabilities.

• Journal of the Korean Society of Fisheries and Ocean Technology
• /
• v.38 no.3
• /
• pp.249-255
• /
• 2002

This paper describes on the extraction of ship's real-time movement information using a combination full-function ARPA radar and ECS system that displays radar images and an electronic chart together on a single PC screen. The radar target extractor(RTX) board, developed by Marine Electronics Corporation of Korea, receives radar video, trigger, antenna bearing pulse and heading pulse signals from a radar unit and processes these signals to extract target information. The target data extracted from each pulse repetition interval in DSPs of RTX that installed in 16 bit ISA slot of a IBM PC compatible computer is formatted into a series of radar target messages. These messages are then transmitted to the host PC and displayed on a single screen. The position data of target in range and azimuth direction are stored and used for determining the center of the distributed target by arithmetic averaging after the detection of the target end. In this system, the electronic chart or radar screens can be displayed separately or simulaneously and in radar mode all information of radar targets can be recorded and replayed In spite of a PC based radar system, all essential information required for safe and efficient navigation of ship can be provided.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.12 no.4
• /
• pp.347-356
• /
• 1987

This paper is to propose a new line code suitable for a high speed unipolar pulse transmission system, such as a high speed optical digital transmission system. The original information speed can be converted into the transmission speed $\frac{(m+1)}{m}$ by the speed converter. Then this code, named mBiZ code, is generated by means of an Exclusive NOR between the bit stream inserted a space into every m bits and the bit stream delayed by the time slot allocated a single bit at the output coded sequence. Therefore, a mBiZ code can reduce a redundancy in the line code for transmission and its conversion circuits can be devised easily. The mBiZ code can also suppress undesirable long consecuitive identical digits and make line code balance in the mark and space ratio. Therefore, high frequency and low frequency components in power spectrum of a mBiZ code can be suppessed.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.12 no.10
• /
• pp.4561-4568
• /
• 2011

In this paper, carrier comparison PWM method for voltage control of Vienna rectifier is discussed. In general, in industrial and communications applications, the two-level rectifier is used. However, this two-level rectifier has the limit of high THD and low efficiency. So, the studies of three-level rectifier has been carried out so far, and the Vienna rectifier circuit is the representative. The space vector pulse width modulation(SVPWM) method is generally used for Vienna rectifier, in which voltage vectors and duration time are calculated from the voltage reference. However, this method require very sophisticated and complex calculations, so realizing this method by software is very difficult. To overcome this disadvantage, simple carrier comparison PWM method for Vienna rectifier is proposed which is modified from the carrier comparison method for 3 level inverter. Furthermore, to verify the usefulness of the Vienna rectifier carrier comparison PWM the simulation and experiment are carried out.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.40 no.12
• /
• pp.155-160
• /
• 2003

Owing to the advances in ADC and DSP technologies, signals in If band, which once had to be processed in analog technology, can new be digitally processed. This is referred to as "Digital IF" or "Digital Radio", which is a preliminary stage of SDR. Applying the digital radio technology to a multi-carrier receiver design, a processing gain is generated through an over-sampling of input data. In the digital receiver, decimation is performed for reducing the computational complexity CIC and half band filter is used together with the decimation as an anti-alising filter. The CIC filter, however, should introduce the roll-off phenomenon in the passband, which causes the receiving performance to be considerably degraded due to the distorted Passband flatness of receiving filter. In this paper, we designed a CIC roll-off compensation filter for W-CDMA digital receiver. The performance of the proposed compensation filter is confirmed through computer simulations in such a way that the BER is minimized by compensating the roll-off characteristics.off characteristics.