Browse > Article

A Design of CMOS Transceiver for noncoherent UWB Communication system  

Park, Jung-Wan (Department of Electronic Engineering, Soongsil University)
Moon, Yong (Department of Electronic Engineering, Soongsil University)
Choi, Sung-Soo (Power Telecommunication Network Group, Korea Electrotechnology Research Institute)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.42, no.12, 2005 , pp. 71-78 More about this Journal
Abstract
In this paper, we propose a transceiver for noncoherent OOK(On-Off Keying) Ultra Wide Band system based on magnitude detection. The proposed transceiver are designed using 0.18 micron CMOS technology and verified by simulation using SPICE and measurement. The proposed transceiver consist of parallelizer, Analog-to-Digital converter, clock generator, PLL and impulse generator. The time resolution of 1ns is obtained with 125MHz system clocks and 8x parallelization is carried out. The synchronized eight outputs with 2-bit resolution are delivered to the baseband. Impulse generator produces 1ns width pulse using digital CMOS gates. The simulation results and measurement show the feasibility of the proposed transceiver for UWB communication system.
Keywords
Transceiver; UWB(Ultra Wide Band); OOK(On-Off Keying); A/D Converter; Parallelizer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 I. J. Immeoreev and A. A. Sudakov, 'Ultra-Wideband Communication System with High Data Rate,' Ultrawideband and Ultrashort Impulse Signals (UWBUSIS'02), Oct. 2002
2 Sung-Mo Kang, Yusuf Leblebici, CMOS Digital Integrated Circuits, McGRAW-HILL, Third Edition, 2003
3 R. Jacob Baker, E. Boyce David, CMOS: Circuit Design, Layout, and Simulation, Williy-IEEE, August 1997
4 I. D. O'Donnell, M. S. W. Chen, S. B. T. Wang, and R. W. Brodersen, 'An integrated, low power, ultra-wide band transceiver architecture for low-rate, indoor wireless systems,' Proc. IEEE Workshop Wireless Communication & Networking, Pasadena, USA, September 2002
5 Behzad Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits - Theory and Design, IEEE Press, 1996
6 M. Horowitz, A. Chan, J. Cobrunson, J. Gasbarro, T. Lee, W. Leung, W. Richardson, T. Thrush, Y. Fujii, 'PLL design for a 500 MB/s interface,' Digest of Technical Papers. 40th ISSCC, pp.160-161, 1993   DOI
7 I. Immoreev and A. Sudakov, 'Ultra-wideband interference resistant system for secure radio communi- cation with high data rate,' Proc. IEEE Int'l Conf. Circuits & Syst. for Commun. (ICCSC 2002), pp. 230-233, St. Petersburg, Russia, June 2002
8 S. Y. Lee, 'Design and Analysis of Ultra-Wide Bandwidth Impulse Radio Receiver,' Ph. D Dissertation, University of Southern California, August 2002
9 Federal Communications Commission, Revision of Part 15 of the Commission's Rules Regarding Ultra- Wideband Transmission, ET Pocket 98-153, April 2002
10 http://www.ieee802.org/l5/pub/TG3a.html
11 M. Z. Win and R. A. Scholtz, 'Impulse radio: How it works,' IEEE Communication Letter, vol. 2, no. 2, pp. 36-38, February 1999   DOI   ScienceOn