• New & Renewable Energy
• /
• v.5 no.1
• /
• pp.40-46
• /
• 2009

Optimization of a rectangular profile annular fin with variable pipe inside radius is presented. This optimum procedure is based on fixed fin height and is made by using variables separation method. The optimum heat loss, corresponding optimum fin length and optimum fin efficiency are presented as a function of pipe inside radius, fin half height, inside fluid convection characteristic number and ambient convection characteristic number. One of results shows that the optimum fin length increases linearly with increase of pipe inside radius for fixed fin height and fin base radius.

• Proceedings of the SAREK Conference
• /
• 2009.06a
• /
• pp.1177-1181
• /
• 2009

Heat loss from a convective rectangular profile annular fin with variable inside fluid heat transfer coefficient and fin height is calculated by using both the one dimensional analytic method and two dimensional variables separation method. Heat loss from the two dimensional method and the relative error of heat loss between the one dimensional method and two dimensional method are presented as a function of the fin length, ambient convection characteristic number and fin height. One of the results shows that the relative error of heat loss between one dimensional method and two dimensional method is within 0.7% in the range of given parameters in this study.

• Applied Chemistry for Engineering
• /
• v.31 no.1
• /
• pp.25-29
• /
• 2020

In this study, a polymer/graphene hybrid composite was prepared by a simple roll-method and a simple sensor was produced by a convenient surface engineering procedure. The sensor performance was examined and the effect of graphene content on the sensing behavior was monitored. A polymer (polydimethylsiloxane, PDMS) paste containing graphene powder was prepared by a three-roll apparatus and polymer/graphene hybrid composite was produced by a two-roll technique. The sensing medium, cyclodextrin (CD) was introduced by a convenient bio-conjugation method. The efficacy of surface modification was confirmed by FT-IR spectroscopy and the ohmic relation was observed on composite surfaces. An analyte (e.g., methyl paraben, MePRB) at a 10 nM concnetration could be detected. When the graphene loading was low, the sensor performance was relatively poor. This was attributed to the absence of graphene alignments, which were observed for the composites having a high graphene loading. This indicates that the sensor performance was influenced by physical alignments of the filler. This article can provide important information for future research on developing sensing devices.

• The KIPS Transactions:PartA
• /
• v.8A no.4
• /
• pp.479-488
• /
• 2001

As the SoC designs complexity constantly increases, the simulation that uses their software models simply takes too much time. To solve this problem, FPGA-based logic emulators have been developed and commonly used in the industry. However, FPGA-based logic emulators are facing with the problems of which not only very low FPGA resource usage rate due to the very limited number of pins in FPGAs, but also the emulation speed getting slow drastically as the complexity of designs increases. In this paper, we proposed a new innovative emulation architecture and its software that has high FPGA resource usage rate and makes the emulation extremely fast. The proposed emulation system has merits to overcome the FPGA pin limitation by pipelined ring which transfers multiple logic signal through a single physical pin, and it also makes possible to use a high speed system clock through the intelligent ring topology. In this topology, not only all signal transfer channels among EPGAs are totally separated from user logic so that a high speed system clock can be used, but also the depth of combinational paths is kept swallow as much as possible. Both of these are contributed to achieve high speed emulation. For pipelined singnals transfer among FPGAs we adopt a few heuristic scheduling having low computation complexity. Experimental result with a 12 bit microcontroller has shown that high speed emulation possible even with these simple heuristic scheduling algorithms.