• Title/Summary/Keyword: 화소설계

Search Result 175, Processing Time 0.024 seconds

Study on the Pixel Design for the Prerrue-stable Fringe-field Switching (FFS) Mode with 3 Slit Structure (압력에 안정한 3분할 FFS 모드의 화소 설계에 관한 연구)

  • Kim, Mi-Sook;Seen, Seung-Min;Jung, Yeon-Hak;Kim, Hayng-Yuil;Kim, Seo-Yoon;Lim, Young-Jin;Lee, Seung-Hee
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.18 no.7
    • /
    • pp.647-651
    • /
    • 2005
  • We studied the external pressure-stable advanced frnge field switching (FFS) pixel design with 3 slit sructue. In this mode, a patterned pixel slit is partitioned into 3 areas, namely, two edges and a center, where the edge slit angle is larger than the center slit angle. Thus the reverse twist region in the pixel edge is reduced comparing to the conventional FFS mode so that the LC dynamics in this region becomes very stable. And also, when the external pressure is applied to the panel at the high voltage, the disclination lines (DLs) were barely intruded into active area. Therefore, the structure is use for the pen based system such as the tablet personal computer (PC), personal digital asistant (PDA).

Scene Change Detection Using MPEG Bitstream and Sectionally Decoded Video (MPEG 비트스트림과 구간 복호 영상을 사용한 장면 전환 검출)

  • 나윤정;하명환;이상길
    • Journal of Broadcast Engineering
    • /
    • v.4 no.2
    • /
    • pp.119-126
    • /
    • 1999
  • We proposed an algorithm which detects scene changes in video with speediness and accuracy. It is a two-step approach. In the first step, we decide potential scene change segments using the compressed domain data extracted by temporal sampling of MPEG compressed video. In the second step, we determine the exact scene change positions using the pixel values of each frame in those segments by means of combining the intensity and edge changes. In addition we discuss the method to remove false detection generated from camera flash. Integrating the above methods, we introduce a structure that can detect scene changes speedily and accurately.

  • PDF

Nucleus Recognition of Uterine Cervical Pap-Smears using Kapur Method and Fuzzy Reasoning Rule (Kapur 방법과 퍼지 추론 규칙을 이용한 자궁 경부진 핵 인식)

  • Kang, Kyoung-Min;Kim, Kwang-Baek
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.06a
    • /
    • pp.241-247
    • /
    • 2007
  • 자궁 경부 세포진 영상의 핵 추출을 위해서는 영상의 배경과 핵 그리고 세포질 영역의 구분이 중요하다. 또한 정상 세포핵과 암종 세포핵의 구분 및 인식을 위해서는 세포핵들의 형태학적 특징을 이용한 분류 기준을 세워야한다. 본 논문에서는 자궁 경부 세포진 영상에서 세포핵의 후보 영역과 핵을 추출하기 위해 현미경 400배율 확대 사진을 획득하는 과정에서 훼손된 컬러 영상을 복원하기 위한 방법으로 Lighting Compensation을 적용하여 영상을 보정한다. 그리고 배경 영역과 세포핵 영역을 구분하기 위해 영상의 R,G,B 영역의 히스토그램의 분포를 이용하여 배경을 제거한다. 배경이 제거된 영상을 그레이 영상으로 변환 한 후, 히스토그램 명암도의 값을 이용하여 세포핵 영역과 세포질을 분류하여 세포핵 영역을 추출한다. 그리고 Kapur 방법을 적용하여 세포핵 영역의 엔트로피 누적확률을 구한 후, 영상을 이진화 한다. Kapur 방법이 적용된 이진화 영상에서 세포핵 영역의 중심과 주위 화소를 비교하는 $3\times3$ 마스크를 적용하여 영상의 미세한 잡음을 제거 한 후, 8방향 윤곽선 추적 알고리즘을 적용하여 최종적으로 세포핵 영역을 추출한다. 추출된 세포핵의 영역을 분류 및 인식하는 과정으로 세포의 외각의 방향성 정보, 핵의 크기, 그리고 면적 비율의 특징을 이용하여 퍼지 소속 함수를 설계한 후, 소속 함수의 소속도를 구하고 퍼지 추론 규칙을 적용하여 자궁 경부 세포진 영상에서 정상 세포핵 및 암종 세포핵을 인식한다.

  • PDF

Design of Parallel Rasterizer for 3D Graphics Accelerators (3D 그래픽 가속엔진을 위한 병렬 Rasterizer 설계)

  • O, In-Heung;Park, Jae-Seong;Kim, Sin-Deok
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.26 no.1
    • /
    • pp.82-97
    • /
    • 1999
  • 3차원 그래픽 렌더링은 화면상의 각 화소에 대하여 색깔뿐만 아니라 깊이 정보가지 계산해야 하기 때문에 방대한 계산량과 메모리 접근, 그리고 데이터 전송량을 필요로 하기 때문이다. 따라서 실시간 3차원 그래픽 처리를 위해서 병렬 처리 기법을 도입한다. 그러나 기존 그래픽 가속엔진은 병렬처리 기법으로 영상-병렬성을 이용한 화면 분할 방식을 사용하기 때문에 크게 두 가지 단점이 발생한다. 첫 번재는 화면 영역의 경게에 위치하는 다각형들에 대한 중복계산이고, 두 번째는 낮은 PE(Processing Element) 활용도이다. 본 논문에서는 이러한 문제를 해결하기 위한 방법으로 객체 기반 렌더링(OBR : Object Based Rendering)방식을 바탕으로 하는 그래픽 가속엔진을 제안하였다. OBR 시스템의 목적은 화면 분할 방식의 불필요한 오버헤드를 제거하여 수행 성능을 높이고, 자원을 효율적으로 사용하여 하드웨어 구성비용을 줄이는 것이다. 본 논문에서는 시뮬레이션을 통하여 OBR 시스템이 화면 분할 방식의 대표적인 그래픽 가속기인 PixelFlow와의 성능을 상대적으로 비교하였다. 결론적으로 OBR 시스템은 화면 분할 방식보다 더 적은 하드웨어 자원으로 보다 효율적으로 렌더링을 수해하였다.

Design and Implementation of the Feature Information Parsing System for Video Image (동영상 이미지의 특징정보 분석 시스템 설계 및 구현)

  • 최내원;지정규
    • Journal of the Korea Society of Computer and Information
    • /
    • v.7 no.3
    • /
    • pp.1-8
    • /
    • 2002
  • Due to the fast development in computer application technologies, a video is now being more widely used than ever in many areas. The current information analyzing systems are basically built to process text-based data. Thus, it has little bits Problems when it needs to correctly represent the ambiguity of a video, when it has to process a large amount of comments. or when it lacks the objectivity that the jobs require. We would like to purpose the method that is capable of analyze a large amount of video efficiently. To extract the color, we translate the color from RGB to HSI and use the information that matches with the representative colors. To extract the shape information, we use improved moment invariants(IMI) so that we can solve many problems of histogram intersection.

  • PDF

Design of Pixel Circuit of Micro LED Display with Double Gate Thin Film Transistors (더블 게이트 박막 트랜지스터를 활용한 Micro LED 디스플레이 화소 회로 설계)

  • Kim, Taesoo;Jeon, Jaehong
    • Journal of the Semiconductor & Display Technology
    • /
    • v.21 no.1
    • /
    • pp.50-55
    • /
    • 2022
  • Due to the wavelength shift problem of micro LED caused by the change of current density, the active matrix driving pixel circuit that is used in OLED cannot be applied to micro LED displays. Therefore, we need a gray scale method based on modulation of duration time of light emission. In this study, we propose the PWM-controlled micro LED pixel circuit based on CMOS thin film transistors (TFTs). By adopting CMOS inverter structure, we can reduce the number of storage capacitors from the circuit and make the operating speed of the circuit faster. Most of all, our circuit is designed to make operating speed of PWM circuit faster by adopting feedback effect through double gate TFT structure. As a result, it takes about 4.7ns to turn on the LED and about 5.6ns to turn it off. This operating time is short enough to avoid the color distortion and help the precise control of the gray scale.

The Signal-to-Noise Ratio Enhancement of the Satellite Electro-Optical Imager using Noise Analysis Methods (영상센서신호의 잡음분석을 이용한 위성용 전자광학탑재체의 신호대잡음비 개선 방법)

  • Park, Jong-Euk;Lee, Kijun
    • Korean Journal of Remote Sensing
    • /
    • v.33 no.2
    • /
    • pp.159-169
    • /
    • 2017
  • The Satellite Electro-Optic Payload System needsspecial requirements with the conditions of limited power consumption and the space environment of solar radiation. The acquired image quality should be mainly depend on the GSD (Ground Sampled Distance), SNR (Signal to Noise Ratio), and MTF (Modulation Transfer Function). On the well-manufactured sensor level, the thermal noise is removed on ASP (Analog Signal Processing) using the CDS (Corrective Double Sampling); the noise signal from the image sensor can be reduced from the offset signals based on the pre-pixels and the dark-pixels. The non-uniformity shall be corrected with gain, offset, and correction parameter of the image sensor pixel characteristic on the sensor control system. This paper describes the SNR enhancement method of the satellite EOS payload using the mentioned noise remove processes on the system design and operation, which is verified by tests and simulations.

Design of Line Scratch Detection and Restoration Algorithm using GPU (GPU를 이용한 선형 스크래치 탐지와 복원 알고리즘의 설계)

  • Lee, Joon-Goo;Shim, She-Yong;You, Byoung-Moon;Hwang, Doo-Sung
    • Journal of the Korea Society of Computer and Information
    • /
    • v.19 no.4
    • /
    • pp.9-16
    • /
    • 2014
  • This paper proposes a linear scratch detection and restoration algorithm using pixel data comparison in a single frame or consecutive frames. There exists a high parallelism in that a scratch detection and restoration algorithm needs a large amount of comparison operations. The proposed scratch detection and restoration algorithm is designed with a GPU for fast computation. We test the proposed algorithm in sequential and parallel processing with the set of digital videos in National Archive of Korea. In the experiments, the scratch detection rate of consecutive frames is as fast as about 20% for that of a single frame. The detection and restoration rates of a GPU-based algorithm are similar to those of a CPU-based algorithm, but the parallel implementation speeds up to about 50 times.

Optical Interconnection Applied by Genetic Algorithm (유전 알고리즘을 적용한 광 상호연결)

  • Yoon, Jin-Seon;Kim, Nam
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.7
    • /
    • pp.56-65
    • /
    • 1999
  • In this paper, a pixelated binary phase grating to generate $5{\times}5$ spots in designed using simple Genetic Algorithm(sGA) composed of selection, crossover, and mutation operators, and it can be applied for the optical interconnection. So as to adapt that GA is a robust and efficient schema, a chromosome is coded as a binary integer of length $32{\times}32$, the ranking method for decreasing the stochastic sampling error is performed, and a single-point crossover having $16{\times}16$ block size is used. A designed grating when the probabillty of mutation is 0.001, the probability of crossover is 0.75 and the population size is 300 has a 74.7[%] high diffraction efficiency and a $1.73{\times}10^{-1}$ uniformity quantitatively.

  • PDF

Single chip multi-function peripheral image processor with unified binarization architecture (통합된 이진화 구조를 가진 복합기용 1-Chip 영상처리 프로세서의 개발)

  • Park, Chang-Dae;Lee, Eul-Hwan;Kim, Jae-Ho
    • Journal of the Korean Institute of Telematics and Electronics S
    • /
    • v.36S no.11
    • /
    • pp.34-43
    • /
    • 1999
  • A high-speed image processor (HIP) is implemented for a high-speed multi-function peripheral. HIP has a binarization architecture with unified data path. It has the pixel-by-pixel pipelined processing to minimize size of the external memory. It performs pre-processing such as shading correction, automatic gain control (AGC), and gamma correction, and also drives external CCD or CIS modules. The pre-processed data can be enlarged or reduced. Various binarizatin algorithms can be processed in the unified archiecture. The embedded binarization algorithms are simple thresholding, high pass filtering, dithering, error diffusion, and thershold modulated error diffusion. These binarization algorithms are unified based on th threshold modulated error diffusion. The data path is designed to share the common functional block of the binarization algorithms. The complexity of the controls and the gate counts is greatly reduced with this novel architecture.

  • PDF