• Proceedings of the Korea Information Processing Society Conference
• /
• 2015.10a
• /
• pp.322-324
• /
• 2015

네트워크 시뮬레이터인 NS-2(Network Simulator 2)는 다양한 인터넷 프로토콜을 분석 할 수 있는 이산 사건 시뮬레이터로 데이터 처리량과 패킷 지연 및 전력 소모 등을 구할 수 있다. 그러나 NS-2를 사용하여 실험 시 네트워크 토폴로지의 설정이 변경 될 때마다 Tcl 스크립트를 통해 단일적으로 밖에 대응하지 못한다는 불편함이 존재한다. 이 문제를 해결하기 위해 본 논문에서는 멀티프로세싱 기법의 NS-2 Batch Job 시스템을 제안한다. 쉘(Bash) 스크립트로 NS-2 내부 구조의 간섭 없이 자동화 일괄 작업(Batch Job) 시스템을 모듈 구조로 구현 및 적용시켰다. 또한 실험의 시간 효율을 극대화시키기 위해 멀티프로세싱 기법을 이용하여, 하드웨어 성능의 부하가 걸리지 않는 선에서 NS-2 시뮬레이션을 다중 처리할 수 있도록 만들었다. 성능 비교분석 결과, 제안하는 Batch Job 시스템을 적용하면 기존에 NS-2를 이용한 실험에 걸리는 시간에 비해 소요시간이 평균 48% 감소한 결과를 볼 수 있다. 이는 하드웨어 성능이 향상된다면, 부하가 걸리지 않는 상한까지 더 많은 개수의 NS-2 프로세스를 실행시킬 수 있기 때문에 더욱 큰 시간 효율을 보여줄 수 있다.

• Proceedings of the Korea Database Society Conference
• /
• 1995.12a
• /
• pp.173-176
• /
• 1995

본 논문에서 다루는 내용은 멀티미디어 정보처리시 이용되는 여러 신호 처리용 하드웨어에서 필요로 하는 벡터 트랜스퍼메이션(Vector Transformation)및 오소그날 트랜스퍼메이션(Orthogonal Transformation)에 유용할 뿐만 아니라 여러 형태의 다양한 연산(elementary function including trigonometric functions)을 하나의 단일화된 알고리즘으로 구현할 수 있게 한 CORDIC(Coordinate Rotation Digit Computer)연산［1］［2］에 관한 연구이다. CORDIC 연산기를 실현함에 있어서 고속 연산을 위해 고속 가산기(fast adder)로서 CSA(Carry Save Adder)를 선택하는데, 본 논문의 연구 초점은 CORDIC연산기를 하드웨어로 실현하기 전에 Bit-Level의 시뮬레이터를 통하여, CSA의 특징상 발생할 수 있는 문제점어 대해 설명하고, 해결 방법［3］을 이용하여 원하는 값에 접근하는가를 확인하여 다양한 Bit의 조작으로 오차의 정도에 따라 유효한 CORDIC연산기를 실현하는데 도움이 되고자 한다.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.18 no.10
• /
• pp.794-805
• /
• 2017

This paper proposes a Hardware-In-Loop(HIL) Simulator for a Wind Turbine and an operational control algorithm to evaluate the performance of a wind turbine control system. It provides not only for the validation of the control logics, safety functions and H/W failure, but also for the high reliability of the wind turbines (by reducing/and the reduction of the operating expense(OPEX) through performance evaluation tests with complex scenarios. On the other hand, the proposed simulator uses MATLAB, CODER, and the PLC library to operate in synchronization with the hardware, and a real-time processing-based wind turbine module including a dynamic model and control system, wind module, grid module and host PC to manage the HIL-simulator. Several experiments were carried out under the above concept to verify the effectiveness of the proposed WT HIL-simulator.

• Transactions of the KSME C: Technology and Education
• /
• v.1 no.2
• /
• pp.205-210
• /
• 2013

In this research, we have developed a ski-simulation system based on a physics-based simulation model using Newton's second law of motion. Key parameters of the model, which estimates skier's trajectory, speed and acceleration change due to skier's control on ski plate and posture changes, were derived from a field test study performed on real ski slope. Skier's posture and motion were measured by motion capture system composed of 13 high speed IR camera, and skier's control and pressure distribution on ski plate were measured by acceleration and pressure sensors attached on ski plate and ski boots. Developed ski-simulation model analyzes user's full body and center of mass using a depth camera(Microsoft Kinect) device in real time and provides feedback about force, velocity and acceleration for user. As a result, through the development of interactive ski-simulation motion recognition system, we accumulated experience and skills based on physics models for development of sports simulator.

• The Journal of Korean Association of Computer Education
• /
• v.21 no.6
• /
• pp.27-37
• /
• 2018

In this paper, we propose a design and development method of an elevator simulator that can be used as an embedded application layer software learning tool and a teaching and learning method using it. The simulator provides students with an environment to implement the operating principle and control method of the elevator system in the application layer excluding the issues of hardware and embedded OS layer. This allows students to have a reactive and real-time embedded application development experience. In addition, we present a four-week embedded application software training course with hands-on exercises that add step-by-step functionality using a simulator. As a result of training for actual students, we obtained 83.3 points of learning achievement score and proved that the curriculum has a significant effect on embedded application learning.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.44 no.8
• /
• pp.657-665
• /
• 2016

Launch Control System(LCS) performs the pre-launch preparation and launch operation during launch campaign. The successful launch operation is basically influenced by hardware and software of LCS. Especially, a trivial errors in control algorithm can cause critical problem or disaster in launch operation. Therefore, the hidden or implicit errors should be distinguished and eliminated by the verification test in advance. In this paper, the design and implementation of hardware and software simulator which have already been used in LCS verification will be introduced. By presenting the detailed design and flowchart-based algorithms, we make other similar systems adopt the implementation philosophies of this paper. Especially, this paper emphasizes that all the simulation algorithms work on the self-controller in LCS without using separated computer or PLC.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.5
• /
• pp.438-444
• /
• 2016

In this paper, A real-time channel module which can apply the wireless propagation channel was developed using USRP and Lab-VIEW. When the proposed channel module is used in conjunction with the implemented HW(hardware) simulators for cognitive radio and frequency interference analysis and so on, it can increase the reliability about wireless propagation environments. In addition, the proposed module overcomes the limit of existing HW simulator that data transfer rate is limitative in communication system through the design of the inner parts. Along with this, it is possible to apply channel parameters necessary to estimate the easier communication performance. Also, this has the advantage that it can be flexibly applied in implementing the communication channel with the upcoming new scenarios. The proposed module can estimate the communication performance via constellation and BER using the implemented module.

• Journal of KIISE:Computing Practices and Letters
• /
• v.11 no.3
• /
• pp.257-267
• /
• 2005

The real-time operating system(RTOS) simulator, one of the tools provided by RTOS development environment, allows users to develop and debug application programs even before the target hardware is ready. Thus, most of commercial RTOS development environments provide with RTOS simulator for the purpose. But they are implemented to simulate only functional aspects on a host system, so that it is not possible to estimate execution time of application programs on the target hardware. Since the real-time system has to complete program executions in predetermined time, the RTOS simulator that can estimate the execution time is yeW useful in the development phase. In this study, we develop a machine instruction-level RTOS simulator that is able to estimate execution time of application programs on a target hardware, and prove its functionality and accuracy by using test .programs.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.834-837
• /
• 2015

In this paper, we designed the FPGA hardware-based real-time ECG simulator, which generates an analog ECG signal within the range of 0 to 5 volts and described function. The ECG signal generated by the simulator can be applied to laboratory tests, the medical device, and the calibration study in various ways. ECG signals generated by simulator are obtained with conventional 24bit quantization to generate the signal data, and they are sampled and quantized to 1kHz of the 8-bit resolution when used as actual data. The proposed simulator is implemented using xilix Spartan-3 and data are transmitted through an RS-232 between the PC and the FPGA simulator. The transmitted data are stored in the memory and the stored data are printed out with the analog ECG signal through DAC (0808). It can also control the heart rate (HR) via the two buttons level UP-DOWN. We used existing ECG input rating for the evaluation of the designed system and evaluated differential circuit for obtaining QRS waveform and the output signal. We finally could obtained proper the result.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.47 no.5
• /
• pp.35-40
• /
• 2010

NAND flash memory has been widely used than traditional HDD in PDA and other mobile devices, embedded systems, PC because of faster access speed, low power consumption, vibration resistance and other benefits. DiskSim and other HDD simulators has been developed that for find improvements for the software or hardware. But there is a few Linux-based simulators for NAND flash memory and SSD. There is necessary for Windows-based NAND flash simulator because storage devices and PC using Windows. This paper describe for development of simulator-NFSim for FTL performance analysis in NAND flash. NFSim is used to measure performance of various FTL algorithms and FTL wear-level. NAND flash memory model and FTL algorithm developed using Windows Driver Model and class for scalability. There is no need for another tools because NFSim using graph tool for data measure of FTL performance.