• Title/Summary/Keyword: 자기회로설계

Search Result 133, Processing Time 0.026 seconds

Development of Soft Recovery Electronic Leakage Breaker (소프트 복귀형 전자식 누전차단기의 개발)

  • Park, Chan-Won;Choi, Byung-Sang;Chun, Sam-Suk
    • Proceedings of the KIEE Conference
    • /
    • 2005.07b
    • /
    • pp.1020-1022
    • /
    • 2005
  • 본 연구에서는 기존의 누전차단기의 가장 큰 문제점으로 대두되는 자기회복이 어렵고 불안정한 오동작과 가격대 성능의 불만요소를 해소 하기위한 동작안정성과 성능개선을 만족하는 회로를 개발하고 이를 상품화 하기 위한 시작품의 개발의 방안으로 다기능 고성능으로 신뢰도를 높일 수 있는 시작품을 개발설계하고 저가형의 하드웨어로서 기존보다 우수한 기능과 성능을 제공하는 누전차단기를 설계, 제작하였다.

  • PDF

Hierarchical Component for Educational Logic Circuit Simulator (교육용 논리회로 시뮬레이터를 위한 계층적 컴포넌트)

  • Yang, Seung-Ju;Kim, Eun-Ju;Lyu, Sung-Pil
    • Annual Conference of KIPS
    • /
    • 2009.04a
    • /
    • pp.1009-1012
    • /
    • 2009
  • 본 논문은 조립 개념을 탑재한 계층적 컴포넌트를 소개하며 이를 교육용 논리회로 시뮬레이터에 적용하여, 그 장점을 평가하고자 한다. 본 논문에서 제시하는 방법에 의한 컴포넌트의 설계과정은 계층 구조적이므로 설계 변경과 유지보수가 편리하고 컴포넌트의 재사용성을 상승시킨다. 이를 교육용 논리회로 시뮬레이터에 적용하면 다음과 같은 장점이 있다. 첫째, 불필요한 부분을 캡슐화하기 때문에 복잡성을 줄인다. 둘째, 그 캡슐화된 부분의 내부 회로도와 동작 상태를 확인할 수 있기 때문에 수준별 자율(자기 주도적) 학습에 효과적이다. 셋째, 병렬 개발이 가능해서 조별 협동 학습 수행이 가능하다.

Design and Analysis of Educational Java Applets for Learning Simplification Procedure Using Karnaugh Map (Karnaugh Map 간략화 과정의 학습을 위한 교육용 자바 애플릿의 설계와 해석)

  • Kim, Dong-Sik;Jeong, Hye-Kyung
    • Journal of Internet Computing and Services
    • /
    • v.16 no.3
    • /
    • pp.33-41
    • /
    • 2015
  • In this paper, the simplification procedure of Karnaugh Map, which is essential to design digital logic circuits, was implemented as web-based educational Java applets. The learners will be able to experience interesting learning process by executing the proposed Java applets. In addition, since the proposed Java applets were designed to contain educational technologies by step-by-step procedure, the maximization of learning efficiency can be obtained. The learners can make virtual experiments on the simplification of digital logic circuits by clicking on some buttons or filling out some text fields. Furthermore, the Boolean expression and its schematic diagram occurred in the simplification process will be displayed on the separate frame so that the learners can learn effectively. The schematic diagram enables them to check out if the logic circuit is correctly connected or not. Finally, since the simplification algorithm used in the proposed Java applet is based on the modified Quine-McCluskey minimization technique, the proposed Java applets will show more encouraging result in view of learning efficiency if it is used as assistants of the on-campus offline class.

Design of an Efficient Initial Frequency Estimator based on Data-Aided algorithm for DVB-S2 system (데이터 도움 방식의 효율적인 디지털 위성 방송 초기 주파수 추정회로 설계)

  • Park, Jang-Woong;SunWoo, Myung-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.3A
    • /
    • pp.265-271
    • /
    • 2009
  • This paper proposes an efficient initial frequency estimator for Digital Video Broadcasting-Second Generation (DVB-S2). The initial frequency offset of the DVB-S2 is around ${\pm}5MHz$, which corresponds to 20% of the symbol rate at 25Msps. To estimate a large initial frequency offset, the algorithm which call provide a large estimation range is required. Through the analysis of the data-aided (DA) algorithms, we find that the Mengali and Moreli (M&M) algorithm can estimate a large initial frequency offset at low SNR. Since the existing frequency estimator based on M&M algorithm has a high hardware complexity, we propose the methods to reduce the hardware complexity of the initial frequency estimator. This can be achieved by reducing the number of autocorrelators and arctangents. The proposed architecture can reduce the hardware complexity about 64.5% compared to the existing frequency estimator and has been thoroughly verified on the Xilinx Virtex II FPGA board.

Optimal Design considering Magnetic Saturation Characteristic of Current Transformers for the Overcurrent Warning Circuit (과전류 경고 회로용 변류기의 자기포화 특성을 고려한 최적 설계)

  • Kim, Sun-Jong;Park, Eui-Jong;Kim, Yong-Jae
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.10 no.7
    • /
    • pp.781-786
    • /
    • 2015
  • In this paper, we analyzed characteristic of window type current transformer and we performed the optimal design consider to the loss; in order to design the current transformer figured signal of overcurrent warning circuit. The core size of window type current transformer was determined by the secondary coil turns. We analyzed current waveform, which is appeared by the number of coil turns on the core, we made sure the relation of secondary coil turns and load resistance in order to improve the non-sinusoidal wave by the flux saturation of the current transformer core. Additionally, we did improvement of the accuracy and optimal design through the transformation of the inner diameter and the stack length when the outer diameter of core is sustaining.

Circuit Model Based Analysis of a Wireless Energy Transfer System via Coupled Magnetic Resonances (결합된 자기공명을 통한 무선에너지 전력 전송 시스템의 회로 해석)

  • Cheon, Sang-Hoon;Kim, Yong-Hae;Lee, Myung-Lae;Kang, Seung-Youl
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.16 no.2
    • /
    • pp.137-144
    • /
    • 2011
  • A Simple equivalent circuit model is developed for a wireless energy transfer system via coupled magnetic resonances and a practical design method is also provided. Node equations for the resonance system are built with the method, expanding on the equations for a transformer, and the optimum distances of coils in the system are derived analytically for optimum coupling coefficients for high transfer efficiency. In order to calculate the frequency characteristics for a lossy system, the equivalent model is established at an electric design automation tool. The model parameters of the actual system are extracted and the modeling results are compared with measurements. Through the developed model, it is seen that the system can transfer power over a mid-range of a few meters and impedance matching is important to achieve high efficiency. This developed model can be used for a design and prediction on the similar systems such as increasing the number of receiving coils and receiving modules, etc.

Non-Isolation, High-Efficiency and High-Voltage-Output DC-DC Converter using the Self-Driven Synchronous Switch (자기구동 동기스위치를 이용한 비절연 고효율 고전압출력 DC-DC 컨버터)

  • Jeong, Gang-Youl
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.962-970
    • /
    • 2019
  • In this paper, the non-isolation, high-efficiency and high-voltage-output DC-DC converter using the self-driven synchronous switch is proposed. The proposed converter achieves high-voltage-output by applying a tapped inductor to the conventional boost DC-DC converter structure, and it reduces the voltage stress of main switch applying the lossless capacitor-diode (LCD) snubber to the switch. And the proposed converter applies the synchronous switch instead of the diode to the output part, and thus it resolves the reverse recovery problem and achieves high-efficiency. The synchronous switch of proposed converter uses the self-driven method and has a simple structure. In this paper, the operation principle of proposed converter is explained, and then, a design example of the converter prototype is presented. And the characteristics of the proposed converter are shown through experimental results of the prototype made with the designed circuit parameters.

MAGFET Hybrid IC with Frequency Output (주파수 출력을 갖는 MAGFET Hybrid IC)

  • Kim, Si-Hon;Lee, Cheol-Woo;Nam, Tae-Chul
    • Journal of Sensor Science and Technology
    • /
    • v.6 no.3
    • /
    • pp.194-199
    • /
    • 1997
  • When voltage or current gets out of the magnetic sensor as it is, we have often faced the problems such as introduction of noise and loss of voltage. In order to reduce these problems, a 2 drain MAGFET operating in the saturation region and fabricated by CMOS process, the system of I/V converter, VCO with operational amplifier, and V/F conversion circuits with Schmitt Trigger are designed and fabricated in one package. The absolute sensitivity of magnetic sensor shows 1.9 V/T and the product sensitivity is $3.2{\times}10^{4}\;V/A{\cdot}T$. The characteristic of V/F conversion is very stabilized and has the value of 190 kHz/T.

  • PDF

A Study on the Magnetic Circuit Design and Control Method of 2-Phase 8-Pole PM Type Linear Pulse Motor (2상(相)8극영구자석형(極永久磁石形) LPM의 자기회로설계(磁氣回路設計)와 제어방식(制御方式)에 관한 연구(硏究))

  • Kim, Il-Jung;Lee, Eun-Woong;Lee, Min-Myeong;Lee, Myeong-Il
    • Proceedings of the KIEE Conference
    • /
    • 1991.07a
    • /
    • pp.47-50
    • /
    • 1991
  • LPM(Linear Pulse Motor) provide direct and precise position control of bidirectional linear motion. LPM is not subject to the same linear velocity and acceleration limitations inherent in systems converting rotary to linear motion such as lead screws, rack and pinion, belt and pulley drives. With LPM, all the thrust force generated by the motor is efficiently applied directly to the load. And speed, distance, and acceleration are easily programmed in a highly repeatable fashion. Potential industrial and application fields of LPM include PCB assembly, industrial sewing machines, automatic inspection, coil winder, medical uses, conveyer system, laser cut and trim systems, semiconductor wafer processing, OA instruments etc. This paper describes various design parameter of LPM such as magnetic ciucuit construction methods, phase number and tooth number per pole, permanent magnet and coil mmf, tooth geometries. And to solve the problems of existing control methods, in this paper, a new control method of the LPM is proposed throughout modern control theory.

  • PDF

Yoke Shape Design of Claw-Poles Stepping Motor Using Modified Magnetic Equivalent Circuit Method Including Magnetic Saturation Effect and Leakage Flux (자기 포화와 누설자속이 고려된 자기등가회로법을 이용한 클로우 폴 스테핑 모터의 요크 형상 설계)

  • Lee, Hyung-Woo;Cho, Su-Yeon;Bae, Jae-Nam;Son, Byoung-Ook;Park, Kyoung-Jin;Lee, Ju
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.10
    • /
    • pp.1942-1946
    • /
    • 2009
  • This paper presents a shape design process of Claw-Poles Stepping Motor(CPSM) using Modified Magnetic Equivalent Circuit Method(MMEC). Because this motor is adopted on low power devices, the motor size is a very small type. But it have a very strong permanent magnet. So magnetic saturation effect happens on yoke teeth of CPSM. Also this magnetic saturation effect causes more leakage flux component between yoke tooth have another pole. In this motor type, it is essential to design a shape of yoke teeth for avoiding the magnetic saturation effect and the leakage flux. In this paper, MMEC including the magnetic saturation effect and the leakage flux component was used for design process. Comparing with data calculated by using the MMEC and results analyzed by 3-D FEM, it could be stated that the design process with MMEC was reasonable. Finally, the model has the optimized shape of yoke teeth was compared with a conventional model for no-load Back EMF and torque at steady-state operation.