• Proceedings of the Korea Multimedia Society Conference
• /
• 2001.06a
• /
• pp.146-149
• /
• 2001

디지털 워터마킹은 멀티미디어 데이터의 저작권 보호 목적으로 최근에 제안되었다. 본 논문에서는 디지털 영상에 저작권 정보를 은닉하는 디지털 워터마킹 방법을 제안한다. 제안한 방법은 2차원 이산 웨이블릿 변환과 영상의 대역 특성에 기반한다. 워터마크로 PN 코드와 이진 영상들 웨이블릿 영역에서 중간 대역의 큰 계수에 삽입한다. 실험 결과 삽입된 워터마크는 잡음, JPEG 압축과 같은 일반적인 영상 왜곡에 대해 매우 강함이 입증되었다.

• Journal of the Institute of Electronics Engineers of Korea TE
• /
• v.37 no.2
• /
• pp.25-32
• /
• 2000

Digital watermarking has been recently proposed as the means of intellectual property right protection of multimedia data. We present a novel watermarking scheme to hide a copyright information in a digital image. The method Is based on the 2D DWT(Discrete Wavelet Transform) and image statistics. Gaussian and Laplacian noises as the watermarks are added to the large wavelet coefficients at the high and middle frequency bands in the wavelet domain. Experimental results show that the proposed Laplacian watermark is stronger to several common image distortions, such as noises, JPEG coding as different qualities, Gaussian blurring, and edge enhancement.

• Journal of the Korea Society of Computer and Information
• /
• v.9 no.4 s.32
• /
• pp.13-18
• /
• 2004

In this paper, we proposed a new digital watermarking technique. It uses frequency domain of discrete wavelet transform(DWT). watermarking technique is one of the most important tools for DRM(Digital Right Management) We proposed a new algorithm watermark insertion and detection. This technique cleats the watermark sequence using the edge image, spread spectrum technique and DWT. We tested the technique with various attacks. and found that it satisfies the watermarking evaluation criteria. Cox similarity measurement value is more than 6 on the Lena image and PSNR is more than 40dB on JPEG, Collusion. Clopping and Scatting. By the result, we proved that the new technique satisfies the requirement of Digital contents distribution, which are undeletablility tenacity, statistical undetectablility.

• Journal of KIISE:Computing Practices and Letters
• /
• v.8 no.3
• /
• pp.289-294
• /
• 2002

A valid speech-sound block can be classified to provide important information for speech recognition. The classification of the speech-sound block comes from the MRA(multi-resolution analysis) property of the DWT(discrete wavelet transform), which is used to reduce the computational time for the pre-processing of speech recognition. The merging algorithm is proposed to extract valid speech-sounds in terms of position and frequency range. It needs some numerical methods for an adaptive DWT implementation and performs unvoiced/voiced classification and denoising. Since the merging algorithm can decide the processing parameters relating to voices only and is independent of system noises, it is useful for extracting valid speech-sounds. The merging algorithm has an adaptive feature for arbitrary system noises and an excellent denoising SNR(signal-to-nolle ratio).

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.7
• /
• pp.1464-1468
• /
• 2004

The color conversion and color enhancement on gray image is presented in this paper. The pseudocoloring for RCB color components extraction from gray image is used the 2D U(Fast Wavelet Transform) for fille. bank and re-array. The each post processing is used the median filtering for noise reduction and the discrete color histogram equalization for CIT(Color Intensity Transformation). The experiment result has enhanced pseudocoloring image as PSNR 30dB over compared the processing of normal wavelet transform.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.66 no.1
• /
• pp.27-32
• /
• 2017

This paper presents a Daubechies wavelet-based fault detection method for fault identification in transmission lines. After the Daubechies wavelet coefficients are calculated, the proposed algorithm has been implemented difference equation using C language. We have modeled a 154kV transmission line using the ATPDraw software and have acquired test data. In order to evaluate effects of DC offset, simulations carried out while varying an inception angle of the voltage $0^{\circ}$, $45^{\circ}$, $90^{\circ}$. For performance evaluation, fault distance was varied. As we can see from the off-line simulation, the proposed algorithm shows rapid and accurate fault detection. Also we can see the proposed algorithm is not affected by the fault inception angle change.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.60 no.2
• /
• pp.76-81
• /
• 2011

Power system frequency is the main index of power quality indicating an abnormal state and disturbances of systems. The nominal frequency is deviated by sudden change in generation and load or faults. Power system is used as frequency relay to detection for off-nominal frequency operation and connecting a generator to an electrical system, and V/F relay to detection for an over-excitation condition. Under these circumstances, power system should maintain the nominal frequency. And frequency and frequency deviation should accurately measure and quickly estimate by frequency measurement device. The well-known classical method, frequency estimation technique based on the DFT, could be produce the gain error in accuracy. To meet the requirements for high accuracy, recently Wavelet transforms and analysis are receiving new attention. The Wavelet analysis is possible to calculate the time-frequency analysis which is easy to obtain frequency information of signals. However, it is difficult to apply in real-time implementation because of heavy computation burdens. Nowadays, the computational methods using the Wavelet function and transformation techniques have been searched on these fields. In this paper, we apply the Recursive Discrete Wavelet Transform (RDWT) for the frequency estimation. In order to evaluate performance of the proposed technique, the user-defined arbitrary waveforms are used.

• Journal of the Institute of Convergence Signal Processing
• /
• v.20 no.2
• /
• pp.78-83
• /
• 2019

Sounds based machine fault diagnosis recovers all the studies that aim to detect automatically abnormal sound on machines using the acoustic emission by these machines. Conventional methods that use mathematical models have been found inaccurate because of the complexity of the industry machinery systems and the obvious existence of nonlinear factors such as noises. Therefore, any fault diagnosis issue can be treated as a pattern recognition problem. We propose here an automatic fault diagnosis method of hand drills using discrete wavelet transform(DWT) and pattern recognition techniques such as artificial neural networks(ANN). We first conduct a filtering analysis based on DWT. The power spectral density(PSD) is performed on the wavelet subband except for the highest and lowest low frequency subband. The PSD of the wavelet coefficients are extracted as our features for classifier based on ANN the pattern recognition part. The results show that the proposed method can be effectively used not only to detect defects but also to various automatic diagnosis system based on sound.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.1C
• /
• pp.102-110
• /
• 2004

In this paper, we propose a VLSI structure of real-time image compression and reconstruction processor using 2-D discrete wavelet transform and implement into a hardware which use minimal hardware resource using ASIC library. In the implemented hardware, Data path part consists of the DWT kernel for the wavelet transform and inverse transform, quantizer/dequantizer, the huffman encoder/huffman decoder, the adder/buffer for the inverse wavelet transform, and the interface modules for input/output. Control part consists of the programming register, the controller which decodes the instructions and generates the control signals, and the status register for indicating the internal state into the external of circuit. According to the programming condition, the designed circuit has the various selective output formats which are wavelet coefficient, quantization coefficient or index, and Huffman code in image compression mode, and Huffman decoding result, reconstructed quantization coefficient, and reconstructed wavelet coefficient in image reconstructed mode. The programming register has 16 stages and one instruction can be used for a horizontal(or vertical) filtering in a level. Since each register automatically operated in the right order, 4-level discrete wavelet transform can be executed by a programming. We synthesized the designed circuit with synthesis library of Hynix 0.35um CMOS fabrication using the synthesis tool, Synopsys and extracted the gate-level netlist. From the netlist, timing information was extracted using Vela tool. We executed the timing simulation with the extracted netlist and timing information using NC-Verilog tool. Also PNR and layout process was executed using Apollo tool. The Implemented hardware has about 50,000 gate sizes and stably operates in 80MHz clock frequency.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.4 s.334
• /
• pp.19-28
• /
• 2005

In this paper, we proposed a parallel fast 2-D discrete wavelet transform hardware architecture based on lifting scheme. The proposed architecture improved the 2-D processing speed, and reduced internal memory buffer size. The previous lifting scheme based parallel 2-D wavelet transform architectures were consisted with row direction and column direction modules, which were pair of prediction and update filter module. In 2-D wavelet transform, column direction processing used the row direction results, which were not generated in column direction order but in row direction order, so most hardware architecture need internal buffer memory. The proposed architecture focused on the reducing of the internal memory buffer size and the total calculation time. Reducing the total calculation time, we proposed a 4-way data flow scheduling and memory based parallel hardware architecture. The 4-way data flow scheduling can increase the row direction parallel performance, and reduced the initial latency of starting of the row direction calculation. In this hardware architecture, the internal buffer memory didn't used to store the results of the row direction calculation, while it contained intermediate values of column direction calculation. This method is very effective in column direction processing, because the input data of column direction were not generated in column direction order The proposed architecture was implemented with VHDL and Altera Stratix device. The implementation results showed overall calculation time reduced from $N^2/2+\alpha$ to $N^2/4+\beta$, and internal buffer memory size reduced by around $50\%$ of previous works.