• Title/Summary/Keyword: 용정차

Search Result 57, Processing Time 0.02 seconds

Implementation algorithm and system for generating PWM frequency for berthing the train at station (열차의 정위치 정차용 주파수의 PWM 생성 알고리즘과 시스템 구현)

  • Eun-Taek Han;Chang-Sik Park;Ik-Jae Kim;Dong-Kyoo Shin
    • Journal of Internet Computing and Services
    • /
    • v.24 no.5
    • /
    • pp.37-50
    • /
    • 2023
  • In general, PLL or DDS are mainly used as precise and stable frequency synthesis methods. For stable operation, a PWM frequency generation algorithm was designed and implemented using FPGA. This is an algorithm that creates a frequency 8,192 times the target frequency and then performs the D flip-flop 13 times to generate multiple frequencies with a precision of 1 Hz. Using the designed algorithm, it is applied to the Berthing system for stopping trains in station. The applied product was developed and tested against the existing operating system to confirm its superior performance in terms of frequency generation accuracy.

Volatile Organic Compound Levels inside Vehicles using Commercial Air Cleaning Devices (상업용 공기정화기 사용 차량 내 휘발성 유기물질 수준)

  • Wan-Kuen Jo;Kun-Ho Park
    • Journal of Environmental Science International
    • /
    • v.6 no.6
    • /
    • pp.659-670
    • /
    • 1997
  • Vehicle occupant exposure to volatile organic compounds (VOCs) has been a subject of concern In recent years because of higher levels of VOCs Inside vehicles as compared to the surrounding ambient atmosphere and because of the toxicity of VOCs. The effectiveness of two commercial ACDs for the removal of selected VOCs in the interior of automobiles was evaluated on 115 commutes throegh urban (Taegu) commutes by two cars and 9 idles. The idling and commuting studios conducted under four different driving conditions showed that the ho commercial ACDs were not effective for the removal of VOCs in the interior of vehicles. The concentrations of all target VOCs except benzene were significantly higher (p<0.05) in the interior of older car than of newer cu. The mean levels of benzene and toluene measured in thins study were well excess of earlier other studios In the United States, besides Los Angeles with which was comparable. It was reported that the in-vehicle exposure to benzene and corresponding upper-bound cancel risk were about 8 times higher than those for outdoor environment, while they were about half of those from Indoor environment.

  • PDF

Implementation of Software for the Brake Test in the Vehicle using the LabView (LabView를 이용한 자동차 제동시험 S/W 구현)

  • Kang, Jun-Hwan;Kim, Sun-Hyung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.4
    • /
    • pp.752-757
    • /
    • 2008
  • In this paper, studied Measuring Equipment for Brake Test provided to test a braking distance and stability on various conditions while at stop/drive. It ensures an objectivity, repeatability and reproducibility for a brake test, which may be applied to various types of braking distance and stability tests anywhere in the world. With Measuring S/W for Brake Test mounted on the vehicle while at stop/drive, braking distance and stability were examined under conditions specified of NCAP and vehicle manufactures A and B's own test, which was available under all conditions and even harder ones to confirm this measuring S/W for brake test be applicable for any changed conditions for the future.

Line Planning Optimization Model for Intercity Railway (지역간 철도의 노선계획 최적화 모형)

  • Oh, Dongkyu;Kho, Seung-Young;Kang, Seungmo
    • Journal of Korean Society of Transportation
    • /
    • v.31 no.2
    • /
    • pp.80-89
    • /
    • 2013
  • The purpose of this research is to optimize the line planning of the intercity passenger railway. In this study, the line planning problem has been formulated into a mixed integer programming by minimizing both user costs (passenger's total travel time) and operator costs (operation, maintenance and vehicle costs) with multiple train types. As a solution algorithm, the branch-and-bound method is used to solve this problem. The change of travel demand, train speed and the number of schedules have been tested through sensitivity analysis. The optimal stop-schedules and frequency as well as system split with respect to each train type have been found in the case study of Kyoung-bu railway line in Korea. The model and results of this research are useful to make a decision for railway operation strategy, to analyze the efficiency of new railway systems and to evaluate the social costs of users and operators.

The test evaluation process for the AGT(Automatic Guided Transit) Signalling System (경량전철 신호제어시스템 시험평가 방법)

  • Yoon, Yong-Ki;Choi, Kyu-Hyoung;Jeong, Rag-Kyo
    • Proceedings of the KIEE Conference
    • /
    • 2003.10b
    • /
    • pp.265-267
    • /
    • 2003
  • 무인자동운전으로 운행되는 경량전철시스템을 시험선에 구축함에 무선통신을 기반으로 하는 신호 제어시스템의 시험평가내용을 정의하였다. 특히 자동열차제어를 담당하는 장치의 시험평가를 길이있게 다루었다. ATO컴퓨터의 시험평가에는 정차시험 및 역구내용주행시험으로 구분하여 시험종류 및 방법을 기술하였다. CBTC역컴퓨터에 대해서는 시스템구축에서부터 안전성 가용률평가까지의 시험절차 및 이에 필요한 평가설비구성을 논하였다.

  • PDF

IEEE 802.11a Wireless Lan CODEC Chip Design (IEEE 802.11a Wireless Lan CODEC 칩 설계)

  • 변남현;조영규;정차근
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2003.06a
    • /
    • pp.197-200
    • /
    • 2003
  • 본 논문에서는 IEEE 802.11a 무선 LAN 용 CODEC 회로를 설계하고, VHDL 코딩과 FPGA에 의한 회로설계 검증에 관해 기술한다. IEEE 802.lla WLAN CODEC의 구조는 크게 데이터 보호를 위한 스크램블러/디스크램블러, 채널 에러에 대한 정보보호를 위한 Convolutional 부호기와 Viterbi 복호기로 구성된 채널 코덱, 그리고 연집에러를 랜덤 에러로 변화시키는 인터리버/디인터리버로 구성된다. 본 논문에서는, 이와 같은 CODEC의 각 부분을 하드웨어로 구현하기 위한 새로운 회로구성을 제안하고, 그 성능을 VHDL 코딩에 의한 시뮬레이션과 FPGA에 의한 하드웨어 검증 결과를 제시한다.

  • PDF

A Circuit Design of CODEC for the IEEE 802.11a WLAN (IEEE 802.11a WLAN용 CODEC 회로 설계)

  • 조영규;변남현;정차근
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.04d
    • /
    • pp.442-444
    • /
    • 2003
  • 본 논문에서는 IEEE 802.113 무선 LAN 용 CODEC 회로를 설계하고, VHDL 코딩 과 FPGA에 의한 회로설계 검증에 관해 기술한다. IEEE 802.11a WLAN CODEC의 구조는 크게 데이터 보호를 위한 스크램블러/디스크램블러, 채널 에러에 대한 정보보호를 위한 Convolutional 부호기와 Viterbi 복호기로 구성된 채널 코덱, 그리고 연집에러를 랜덤 에러로 변화시키는 인터리버/디인터 리버로 구성된다. 본 논문에서는, 이와 같은 CODEC의 각 부분을 하드웨어로 구현하기 위한 새로운 회로구성을 제안하고, 그 성능을 VHDL 코딩에 의한 시뮬레이션과 FPGA에 의한 하드웨어 검증 결과를 제시한다.

  • PDF