• Title/Summary/Keyword: 싸이클웨어

Search Result 8, Processing Time 0.025 seconds

Development of Ergonomic Performance Enhanced Cycle Wear by Taping Therapy (테이핑 요법을 응용한 근력강화형 싸이클웨어의 개발)

  • Cho, Seong-Hun;Son, Seung-Yi;Koo, Young-Suk;Han, Nam-Ki;Hong, Sang-Gi;Kim, Hwan-Jik
    • Proceedings of the Korean Society of Dyers and Finishers Conference
    • /
    • 2012.03a
    • /
    • pp.96-96
    • /
    • 2012
  • 최근 주 5일제 근무 실행과 사회복지의 확산, 여가 선용에 대한 욕구와 더불어 건강증진에 대한 싸이클이 주목을 받고 있음. 싸이클웨어(Cycle Wear)에 요구되는 개발요소는 경기력 향상을 위한 기능적 요소와 패션성을 부여하는 심미적 요소로 크게 구분 가능하며 해외에서는 기능성과 패션성이 적절하게 조화를 이룬 제품을 계속 출시되고 있음. 본 연구에서는 운동 시 발생하는 열을 흡한속건 기능으로 효과적으로 발산하고 동절기에는 보온 기능을 갖는 세섬도 하이멀티 OY형 이형단면사 및 잠재권축사를 이용한 고신축 환편 및 경편물 개발하고, 극한환경에서도 고견뢰도를 유지할 수 있는 섬유의 염색법 및 기능성 발현 가공법의 적용, 내마모성과 필링이 우수한 아라미드+나일론 복합가공사 신축직물 제직 및 염색가공 공정 개발을 통해 기능성을 발현할 수 있는 싸이클 웨어 원단을 개발하였음. 또한 종래 Compression Wear에만 적용하던 테이핑 요법을 응용한 근력강화형 싸이클웨어 패턴과 디자인 개발을 통해 다양한 형태의 근력강화형 싸이클웨어를 개발하였으며, 무산소파워, 유산소파워, 젖산분석, EMG 분석 및 에너지 대사분석 등의 운동능력 성능평가를 통해 테이핑 요법이 적용된 싸이클웨어의 근력강화 효과를 확인하였음. 이와 같이 개발된 싸이클웨어는 무산소파워, 유산소파워, EMG 분석에서 각각 근력강화 효과를 보였으며, 피로물질인 젖산의 경우는 발생의 정도가 낮게 나타났음. 또한 여성에 비해 남성의 근력강화 효과가 크게 나타나는 경향을 보였음.

  • PDF

Considerable Differences of Body Surface Area in the Preparation of Bicycle Wear (싸이클웨어의 패턴개발을 위한 체표면 변화에 관한 연구)

  • 김연행;김여숙
    • The Research Journal of the Costume Culture
    • /
    • v.11 no.3
    • /
    • pp.375-386
    • /
    • 2003
  • The purpose of this study is to seek the change of body surface according to cycling motions and to give suggestions to the pattern and spare space between body and wear in each bodily parts to be heavily considered for making the bicycle wear. The cycling motions were analyzed by taking the sequential pictures of cycling covering motion by a digital camera. The experiments with gypsum were toward a woman in her twenties. We draw the line standard of the body's surface, separated their gypsum-replicated fragments of body's surface following the analyses of the change in their lengths. As the motions were made, we decided the degree of the changed length as spare space when compared the erected posture with the cycling posture, presenting the pattern of the cycling wear with the preparation of wears for testing. After that, the essential experiments were conducted toward three cycle players wore our experimental wears. Regards their evaluated appearance, evaluations over three points were obtained from all parameters except the width of front armhole. Accordingly, our experimental wears were remarkably understood as a relatively proper wear as bicycle wear.

  • PDF

The Design of DWT Processor for RealTime Image Compression (실시간 영상압축을 위한 DWT 프로세서 설계)

  • Gu, Dae Seong;Kim, Jong Bin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.5C
    • /
    • pp.654-654
    • /
    • 2004
  • 본 논문에서는 이산웨이블렛 변환을 이용한 영상 압축 프로세서를 하드웨어로 구현하였다. 웨이블렛 변환을 위하여 필터뱅크 및 피라미드 알고리즘을 이용하였고 각 필터들은 FIR 필터로 구현하였다. 병렬구조로 이루어져 동일 클럭 싸이클에서 하이패스와 로패스를 동시에 수행함으로써 속도를 향상시킬 뿐 아니라 QMF 특성을 이용하여 DWT 연산에 필요한 승산기의 수를 절반으로 줄임으로써 하드웨어 크기를 줄이고 이용효율 또한 높일 수 있다. 다중 해상도 분해 시 필요한 메모리 컨트롤러를 하드웨어로 구현하여 DWT 계산이 수행되므로 이 융자는 단순한 파라메터 입력만으로 효과적인 압축율을 얻을 수 있도록 구조적으로 설계하였다. 실시간 영상압축 프로세서의 성능 예측을 위하여 MATLAB을 통하여 시뮬레이션 하였고, VHDL을 이용하여 각 모듈들을 설계하였다. 설계한 영상압축기는 Leonaro-Spectrum에서 합성하였고, ALTERA FLEX10KE(EPF10K100 EFC256) FPGA에 이식하여 하드웨어적으로 동작을 검증하였다. 설계된 부호화기는 512×512 Woman 영상에 대하여 33㏈의 PSNR값을 갖는다. 그리고 설계된 프로세서를 FPGA 구현 시 35㎒에서 정상적으로 동작한다.

Efficient Radix-4 Systolic VLSI Architecture for RSA Public-key Cryptosystem (RSA 공개키 암호화시스템의 효율적인 Radix-4 시스톨릭 VLSI 구조)

  • Park Tae geun
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.12C
    • /
    • pp.1739-1747
    • /
    • 2004
  • In this paper, an efficient radix-4 systolic VLSI architecture for RSA public-key cryptosystem is proposed. Due to the simple operation of iterations and the efficient systolic mapping, the proposed architecture computes an n-bit modular exponentiation in n$^{2}$ clock cycles since two modular multiplications for M$_{i}$ and P$_{i}$ in each exponentiation process are interleaved, so that the hardware is fully utilized. We encode the exponent using Radix-4. SD (Signed Digit) number system to reduce the number of modular multiplications for RSA cryptography. Therefore about 20% of NZ (non-zero) digits in the exponent are reduced. Compared to conventional approaches, the proposed architecture shows shorter period to complete the RSA while requiring relatively less hardware resources. The proposed RSA architecture based on the modified Montgomery algorithm has locality, regularity, and scalability suitable for VLSI implementation.

HDL Codes Generator for Cyclic Redundancy Check Codes (순환중복검사 부호용 하드웨어 HDL 코드 생성기)

  • Kim, Hyeon-kyu;Yoo, Ho-young
    • Journal of IKEEE
    • /
    • v.22 no.4
    • /
    • pp.896-900
    • /
    • 2018
  • Traditionally, Linear Shift Feedback Register (LFSR) has been widely employed to implement Cyclic Redundant Check (CRC) codes for a serial input. Since many applications including network and storage systems demand as high throughput as ever, various efforts have been made to implement CRC hardware to support parallel inputs. Among various parallel schemes, the look-ahead scheme is one of the most widely used schemes due to its short critical path. However, it is very cumbersome to design HDL codes for parallel CRC codes since the look-ahead scheme is inevitable to consider how register and input values move in the next cycles. Thus, this paper proposes a novel CRC hardware generator, which automatically produces HDL codes given a CRC polynomial and parallel factor. The experimental results verify the applicability to use the proposed generator by analyzing the synthesis results from the generated HDL code.

Conceptual Study of an Exhaust Nozzle of an Afterburning Turbofan Engine (후기연소기 장착 터보팬엔진의 배기노즐 개념연구)

  • Choi, Seongman;Myong, Rhoshin;Kim, Woncheol
    • Journal of the Korean Society of Propulsion Engineers
    • /
    • v.18 no.3
    • /
    • pp.62-69
    • /
    • 2014
  • This paper presents a preliminary study of a convergent divergent nozzle in an afterburning turbofan engine of a supersonic aircraft engine. In order to design a convergent divergent nozzle, cycle model of a low bypass afterburning turbofan engine of which thrust class is 29,000 lbf at a sea level static condition is established. The cycle analysis at the design point is conducted by Gasturb 12 software and one dimensional gas properties at a downstream direction of the turbine are obtained. The dimension and configuration of an model turbofan engine are derived from take-off operation with wet reheat condition. The off-design cycle calculation is conducted at the all flight envelope on the maximum flight Mach number of 2.0 and maximum flight altitude of 15,000 m.

The efficient implementation of the multi-channel active noise controller using a low-cost microcontroller unit (저가 microcontoller unit을 이용한 효율적인 다채널 능동 소음 제어기 구현)

  • Chung, Ik Joo
    • The Journal of the Acoustical Society of Korea
    • /
    • v.38 no.1
    • /
    • pp.9-22
    • /
    • 2019
  • In this paper, we propose a method that can be applied to the efficient implementation of multi-channel active noise controller. Since the normalized MFxLMS (Modified Filtered-x Least Mean Square) algorithm for the multi-channel active noise control requires a large amount of computation, the difficulty has lied in implementing the algorithm using a low-cost MCU (Microcontoller Unit). We implement the multi-channel active noise controller efficiently by optimizing the software based on the features of the MCU. By maximizing the usage of single-cycle MAC (Multiply- Accumulate) operations and minimizing move operations of the delay memory, we can achieve more than 3 times the performance in the aspect of computational optimization, and by parellel processing using the auxillary processor included in the MCU, we can also obtain more than 4 times the performance. In addition, the usage of additional parts can be minimized by maximizing the usage of the peripherals embedded in the MCU.

Development of The Controller for Taking Out Injection Molded Body in Fast (고속 사출물 취출을 위한 제어기 개발)

  • Song, Hwa-Jung;Lew, Kyeung-Seek;Kim, Tong-Deak
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.47 no.5
    • /
    • pp.1-8
    • /
    • 2010
  • Clients require easy to use of product and operating and industry safety according to the change of a market and a factory. For overcoming it, this paper developed controller of take-out robots that take high speed and superprecision and supplement a week point as use the system based on network. development controller classify teaching pendant and center server PC. Center server PC service the information about all process to supervisor. Teaching pendant is the bridge that service various faculties such as control, user recognition, metallic pattern operation to the user using injection molding. The controller development for taking out injection molded body classify software and hardware. The development of software is divided into three step which is application program, user interface and device driver. the simple device driver is not classified and included in application program. The hardware induce the touch panel and wireless network and construct the effective process control and internet connection. The inject ion cycle of existing system was five second but advanced system has the inner four cycle, process efficiency and product operation through wireless network.