• Title/Summary/Keyword: 스마트 코어

Search Result 77, Processing Time 0.039 seconds

Development of Walk Score Application GUI in Smart Device for Improvement of User Convenience (사용자 편의성 향상을 위한 스마트 단말에서의 워크스코어 어플리케이션 GUI 개발)

  • An, Donghyeok;Kim, Eun Jung
    • Smart Media Journal
    • /
    • v.8 no.2
    • /
    • pp.86-93
    • /
    • 2019
  • The purpose of this study is to develop walk score application GUI in a smart device for improving user convenience. This study uses the walk score dataset of Seoul City developed in previous studies. Application GUI consists of five parts: address input window and search button, detail information (address, latitude, longitude, walk score), window switching and input window for a number of data, data input window, and menu button. For verifying application GUI, this study uses 12 locations (sets of address, latitude, longitude, and walk score) near Gangnam Station and Myungdong Station in Seoul in several scenarios. First, this study checks if the application has been implemented with address and keyword search options. Then, new data insertion and file output operations are evaluated. The application system developed in this study operated properly in all scenarios. This walk score application can be a useful device in our daily lives.

Real-time Scheduling on Heterogeneous Multi-core Architecture for Energy Conservation of Smart Mobile Devices (스마트 모바일 장치의 에너지 보존성을 높이기 위한 비대칭 멀티 코어 기반 실시간 태스크 스케쥴링)

  • Lim, Sung-Hwa
    • Journal of Digital Contents Society
    • /
    • v.19 no.6
    • /
    • pp.1219-1224
    • /
    • 2018
  • Nowaday, smart mobile devices on Internet of Things are required to process and deliver greate amount of data in real-time. Therefore, heterogeneous mult-core architecture such the big.LITTLE core architecture, which shows high energy conservation while guaranteeing high performance, are widely employed on up to date smart mobile devices. The LITTLE cores should be highly utilized to gain higher energy conservation because LITTLE cores have much higher energy efficiency than big cores. In this paper, we propose a core selection algorithm, which tries to firstly assign a real-time task on a LITTLE core rather a big core while the task can be finished within its own deadline. We also perform simulation as performance evaluation to show that our proposed algorithm shows higher energy conservation while guaranteeing the required performance.

Optimizing 360 Video Parallel Processing for Asymmetric Core in Mobile VR (모바일 VR 을 위한 비대칭 코어에 최적화된 360 비디오 병렬처리)

  • Roh, Hyun-Joon;Ryu, Yeongil;Ryu, Eun-Seok
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2018.06a
    • /
    • pp.96-99
    • /
    • 2018
  • 최근 초고화질 영상뿐만 아니라 360 비디오 콘텐츠의 보급이 확산되고 있다. 이미 대중적으로 보급된 스마트폰을 통해 누구나 쉽게 이 360 비디오 콘텐츠를 접할 수 있는데, 스마트폰의 성능은 제한적일 수 밖에 없다. 따라서 본 논문은 모바일 VR 에서 360 비디오 병렬처리를 수행할 때 보다 적합한 최적화 방법 2 가지를 소개한다. 이를 위해 전력 소모를 줄이는 장점으로 인해 모바일 디바이스에 많이 사용되는 비대칭 멀티코어의 특징을 활용한다. 두 방법 모두 공통적으로 각 코어의 성능비와 할당되는 작업량을 비례하게 하여 디코딩 작업의 시간을 줄이는 방법들이다. 첫 번째 방법은 영상을 타일로 분할할 때 각 코어의 성능비와 비례하게 분할하는 방법이다. 해당 기법을 적용하기 위해서, 비디오 크기별 연산 복잡도 분석 모델을 활용하여 사용한다. 제안하는 기법을 사용한 실험 결과, 평균적으로 약 25%의 디코딩 시간 개선을 보였다. 두 번째 방법은 타일로 분할된 영상의 각 복잡도 정도를 PU 의 양으로 추정하여, 각 코어의 성능비와 비례하게 코어에 할당하는 방법이다. 해당 기법을 사용하기 위해서, PU 의 양과 연산 복잡도 정도의 상관관계를 회귀분석하여 이를 이용한다. 제안하는 기법을 사용한 실험 결과, 약 9~16%의 디코딩 시간 개선을 보였다.

  • PDF

A Real-Time Scheduling Technique on Multi-Core Systems for Multimedia Multi-Streaming (다중 멀티미디어 스트리밍을 위한 멀티코어 시스템 기반의 실시간 스케줄링 기법)

  • Park, Sang-Soo
    • Journal of Korea Multimedia Society
    • /
    • v.14 no.11
    • /
    • pp.1478-1490
    • /
    • 2011
  • Recently, multi-core processors have been drawing significant interest from the embedded systems research and industry communities due mainly to their potential for achieving high performance and fault-tolerance at low cost in such products as automobiles and cell phones. To process multimedia data, a scheduling algorithm is required to meet timing constraints of periodic tasks in the system. Though Pfair scheduling algorithm can meet all the timing constraints while achieving 100% utilization on multi-core based system theoretically, however, the algorithm incurs high scheduling overheads including frequent core migrations and system-wide synchronizations. To mitigate the problems, we propose a real-time scheduling algorithm for multi-core based system so that system-wide scheduling is performed only when it is absolutely necessary. Otherwise the proposed algorithm performs scheduling within each core independently. The experimental results by extensive simulations show that the proposed algorithm dramatically reduces the scheduling overheads up to as negligible one when the utilization is under 80%.

An Optimal Implementation of Object Tracking Algorithm for DaVinci Processor-based Smart Camera (다빈치 프로세서 기반 스마트 카메라에서의 객체 추적 알고리즘의 최적 구현)

  • Lee, Byung-Eun;Nguyen, Thanh Binh;Chung, Sun-Tae
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2009.05a
    • /
    • pp.17-22
    • /
    • 2009
  • DaVinci processors are popular media processors for implementing embedded multimedia applications. They support dual core architecture: ARM9 core for video I/O handling as well as system management and peripheral handling, and DSP C64+ core for effective digital signal processing. In this paper, we propose our efforts for optimal implementation of object tracking algorithm in DaVinci-based smart camera which is being designed and implemented by our laboratory. The smart camera in this paper is supposed to support object detection, object tracking, object classification and detection of intrusion into surveillance regions and sending the detection event to remote clients using IP protocol. Object tracking algorithm is computationally expensive since it needs to process several procedures such as foreground mask extraction, foreground mask correction, connected component labeling, blob region calculation, object prediction, and etc. which require large amount of computation times. Thus, if it is not implemented optimally in Davinci-based processors, one cannot expect real-time performance of the smart camera.

  • PDF

Proposal of PC Core System for Modular Housing (모듈러주택 적용을 위한 PC코어 시스템 제안)

  • Minjun, Kim
    • Land and Housing Review
    • /
    • v.14 no.1
    • /
    • pp.115-122
    • /
    • 2023
  • Modular construction is popular as a smart building system because it can shorten the construction period. This study proposed a precast concrete (PC) core system that can further shorten modular construction time. The system was developed and its structural performance was verified through computational analysis. The proposed PC core system is a complete PC construction method using dry bonding. The results of the study indicated that the proposed PC core system has structural stability and performance suitable for modular housing.

SVM-based Energy-Efficient scheduling on Heterogeneous Multi-Core Mobile Devices (비대칭 멀티코어 모바일 단말에서 SVM 기반 저전력 스케줄링 기법)

  • Min-Ho, Han;Young-Bae, Ko;Sung-Hwa, Lim
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.27 no.6
    • /
    • pp.69-75
    • /
    • 2022
  • We propose energy-efficient scheduling considering real-time constraints and energy efficiency in smart mobile with heterogeneous multi-core structure. Recently, high-performance applications such as VR, AR, and 3D game require real-time and high-level processings. The big.LITTLE architecture is applied to smart mobiles devices for high performance and high energy efficiency. However, there is a problem that the energy saving effect is reduced because LITTLE cores are not properly utilized. This paper proposes a heterogeneous multi-core assignment technique that improves real-time performance and high energy efficiency with big.LITTLE architecture. Our proposed method optimizes the energy consumption and the execution time by predicting the actual task execution time using SVM (Support Vector Machine). Experiments on an off-the-shelf smartphone show that the proposed method reduces energy consumption while ensuring the similar execution time to legacy schemes.