• Title/Summary/Keyword: 수동 신호초과

Search Result 4, Processing Time 0.019 seconds

Optimal Deployment of Sensor Nodes based on Performance Surface of Acoustic Detection (음향 탐지 성능지표 기반의 센서노드 최적 배치 연구)

  • Kim, Sunhyo;Kim, Woojoong;Choi, Jee Woong;Yoon, Young Joong;Park, Joungsoo
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.18 no.5
    • /
    • pp.538-547
    • /
    • 2015
  • The goal of this study is to develop an algorithm to propose optimal deployment of detection sensor nodes in the target area, based on a performance surface, which represents detection performance of active and passive acoustic sonar systems. The performance surface of the active detection system is calculated from the azimuthal average of maximum detection ranges, which is estimated with a transmission loss and a reverberation level predicted using ray-based theories. The performance surface of the passive system is calculated using the transmission loss model based on a parabolic equation. The optimization of deployment configurations is then performed by a hybrid method of a virtual force algorithm and a particle swarm optimization. Finally, the effectiveness of deployment configurations is analyzed and discussed with the simulation results obtained using the algorithm proposed in this paper.

The Burst Effect Analysis of 2.5 Gb/s TDM-PON Systems Using a SOA Link Extender (반도체광증폭기로 전송거리 확장된 2.5 Gb/s TDM-PON에서 버스트 효과에 의한 신호왜곡 분석)

  • Choi, Bo-Hun;Lee, Sang Soo
    • Korean Journal of Optics and Photonics
    • /
    • v.23 no.1
    • /
    • pp.6-11
    • /
    • 2012
  • A bidirectional TDM-PON link to support 2.5 Gb/s upstream signals of 256 ONUs was considered for an extended transmission distance of 50 km. The power budget of the link was 58 dB for the upstream signal and a SOA was applied as a link extender which had a 25 dB gain. Receiver sensitivity of the upstream signal was -25 dBm for -30 dBm input power to the SOA. When the input power was -10 dBm, pulse overshooting caused by gain transient of the SOA was maximum at 45% and the signal performance degradation gave a power penalty of 1.55 dB for $10^{-12}$ BER. However the penalties diminished rapidly and became negligible as the input power went below -15 dBm. So this input power dynamic range of up to -15 dBm means that it is not positively necessary to use gain control methods for the next generation TDM-PON systems.

Own-ship noise cancelling method for towed line array sonars using a beam-formed reference signal (기준 빔 신호를 이용한 예인선배열 소나의 자함 소음 제거 기법)

  • Lee, Dan-Bi
    • The Journal of the Acoustical Society of Korea
    • /
    • v.39 no.6
    • /
    • pp.559-567
    • /
    • 2020
  • This paper proposes a noise cancelling algorithm to remove own-ship noise for a towed array sonar. Extra beamforming is performed using partial channels of the acoustic array to get a reference beam signal robust to the noise bearing. Frequency domain Adaptive Noise Cancelling (ANC) is applied based on Normalized Least Mean Square (NLMS) algorithm using the reference beam. The bearing of own-ship noise is estimated from the coherence between the reference beam and input beam signals. Own-ship noise level is calculated using a beampattern of the noise with estimated steering angle, which prevents loss of a target signal by determining whether to update a filter so that removed signal level does not exceed the estimated noise level. Simulation results show the proposed algorithm maintains its performance when the own-ship gets out off its bearing 40 % more than the conventional algorithm's limit and detects the target even when the frequency of the target signal is same with the frequency of the own-ship signal.

An Ultra Small Size Phase Locked Loop with a Signal Sensing Circuit (신호감지회로를 가진 극소형 위상고정루프)

  • Park, Kyung-Seok;Choi, Young-Shig
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.14 no.6
    • /
    • pp.479-486
    • /
    • 2021
  • In this paper, an ultra small phase locked loop (PLL) with a single capacitor loop filter has been proposed by adding a signal sensing circuit (SSC). In order to extremely reduce the size of the PLL, the passive element loop filter, which occupies the largest area, is designed with a very small single capacitor (2pF). The proposed PLL is designed to operate stably by the output of the internal negative feedback loop including the SSC acting as a negative feedback to the output of the single capacitor loop filter of the external negative feedback loop. The SSC that detects the PLL output signal change reduces the excess phase shift of the PLL output frequency by adjusting the capacitance charge of the loop filter. Although the proposed structure has a capacitor that is 1/78 smaller than that of the existing structure, the jitter size differs by about 10%. The PLL is designed using a 1.8V 180nm CMOS process and the Spice simulation results show that it works stably.