• Title/Summary/Keyword: 성능제어

Search Result 9,046, Processing Time 0.035 seconds

Development of 3,300V 1MVA Multilevel Inverter using Series H-Bridge Cell (3,300V 1MVA H-브릿지 멀티레벨 인버터 개발)

  • 박영민;김연달;이현원;이세현;서광덕
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.8 no.6
    • /
    • pp.478-487
    • /
    • 2003
  • In this paper, a type and special feature of Multi-level inverter used in medium-voltage and high-capacity motor driver is introduced. Especially, a power quality and structural advantages of H-Bridge Multi-level inverter is described. It presented the specific structure of power circuit, design method, controller composition and PWM techniques of the cascaded H-Bridge Multi-level inverter which is developed. The feasibility of the developed product based on 3,300V lMVA 7-level H-bridge inverter was studied by experiments and we get conclusion that 1)generate of near-sinusoidal output voltage; 2)is low dv/dt at output voltage; 3)reduce the harmonic injection at input; Experiment demonstrate that it is very economical in productivity because of using the existing production technique and examination equipment, and has the reliability and a good maintenance due to the structure of Power Cell unit combination as well as low cost IGBT.

A Study on 16/32 bit Bi-length Instruction Set Computer 32 bit Micro Processor (16/32비트 길이 명령어를 갖는 32비트 마이크로 프로세서에 관한 연구)

  • Cho, Gyoung-Youn
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.2
    • /
    • pp.520-528
    • /
    • 2000
  • he speed of microprocessor getting faster, the data transfer width between the microprocessor and the memory becomes a critical part to limit the system performance. So the study of the computer architecture with the high code density is cmerged. In this paper, a tentative Bi-Length Instruction Set Computer(BISC) that consists of 16 bit and 32 bit length instructions is proposed as the high code density 32 bit microprocessor architecture. The 32 bit BISC has 16 general purpose registers and two kinds of instructions due to the length of offset and the size of immediate operand. The proposed 32 bit BISC is implemented by FPGA, and all of its functions are tested and verified at 1.8432MHz. And the cross assembler, the cross C/C++ compiler and the instruction simulator of the 32 bit BISC are designed and verified. This paper also proves that the code density of 32 bit BISC is much higher than the one of traditional architecture, it accounts for 130~220% of RISC and 130~140% of CISC. As a consequence, the BISC is suitable for the next generation computer architecture because it needs less data transfer width. And its small memory requirement offers that it could be useful for the embedded microprocessor.

  • PDF

Design of a Forwarding Engine Supporting Application-based Differential Services in MPLS ATM System (MPLS ATM 시스템에서 응용 기반 차별화 서비스를 지원하는 포워딩 엔진의 설계)

  • Kim, Eung-Ha;Jo, Yeong-Jong
    • The KIPS Transactions:PartC
    • /
    • v.9C no.1
    • /
    • pp.55-64
    • /
    • 2002
  • A number of MPLS ATM systems have been proposed to increase the access speed of current rooters, which only support the beat-effort service. However, the MPLS ATM systems have to support the so-called differential service, which discriminates the applications according to the servile clads because they do not be satisfied the Internet users who use diverse applications. In this paper, to support this differential service a detailed forwarding procedure based on a LSP control method and an application-based marking algorithm is suggested. The LSP control method establishes several different LSPs for each FEC according to the service class and the application-based marking algorithm chooses a proper differential service depending on the application category. Also, a design scheme of forwarding engine, which can be easily implemented with a minimum modification of existing MPLS ATM systems is proposed. And, the best simulation result of high priority application category is gained when the proposed forwarding algorithm is compared with existing algorithms.

Micromachined Multiple Gas Sensor for Automotive Ventilation and Air Conditioning Systems (미세기계가공된 자동차 HVAC 시스템용 다중 가스센서)

  • Choi, W.S.;Lee, S.H.;Kim, S.D.;Park, J.S.;Park, H.D.;Min, N.K.
    • Proceedings of the KIEE Conference
    • /
    • 2006.07c
    • /
    • pp.1637-1638
    • /
    • 2006
  • HVAC 시스템은 쾌적하고 깨끗한 운전환경을 만들어 줌으로써 운전자에게 향상된 안락성과 안전성을 제공한다. 이때 센서는 시시각각으로 변화하는 차실 내외의 환경변화에 대한 정보를 검출하여 HVAC 제어 유니트에 제공한다. 현재 HVAC 시스템에 사용되고 있는 후막 가스센서는 소자 크기와 소비전력이 크고, 제작공정이 까다로워 생산성이 낮은 단점이 있다. 이와 같은 문제점을 해결하기 위해서 최근에는 초소형화, 저소비전력, 대량생산에 의한 저가격화가 가능한 MEMS 가스센서의 연구개발이 활발히 진행되고 있다. 본 연구에서는 MEMS 구조체를 이용한 마이크로 가스센서를 설계 및 제작하였고, 감도특성을 고찰하였다. 가스 감지막은 금속산화물 페이스트를 스크린 프린팅 하는 종래의 방법 대신 MEMS 구조체에 적용 가능한 sol-gel 프로세스에 의해 형성하였다. 또 가스 감지전극과 micro-heater를 동일 평면상에 제작, 공정을 간소화하여 저가화를 시도하였다. MEMS 구조체 위에 제작된 Pt 박막 micro-heater의 인가전압에 따른 발열특성을 조사한 결과, 발열온도가 인가전압에 비례하는 이상적인 선형성을 나타내었으며, $300^{\circ}C$의 동작 온도에 도달하기 위해 65mW 이하의 저전력 동작이 가능하였다. 가스 센서의 감도특성 확인 실험은 CO 가스 10ppm, NO 가스 0.3ppm을 기준으로 수행되었으며, CO 및 NO에 대해 Rs(sensitivity, 가스반응저항/초기저항) 값은 각각 0.753 과 2.416로 우수한 성능을 나타내었다.

  • PDF

Fuzzy-based Processor Allocation Strategy for Multiprogrammed Shared-Memory Multiprocessors (다중프로그래밍 공유메모리 다중프로세서 시스템을 위한 퍼지 기반 프로세서 할당 기법)

  • 김진일;이상구
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.10 no.5
    • /
    • pp.409-416
    • /
    • 2000
  • In the shared-memory mutiprocessor systems, shared processing techniques such as time-sharing, space¬sharing, and gang-scheduling are used to improve the overall system utilization for the parallel operations. Recently, LLPC(Loop-Level Process Control) allocation technique was proposed. It dynamically adjusts the needed number of processors for the execution of the parallel code portions based on the current system load in the given job. This method allocates as many available processors as possible, and does not save any processors for the parallel sections of other later-arriving applications. To solve this problem, in this paper, we propose a new processor allocation technique called FPA(Fuzzy Processor Allocation) that dynamically adjusts the number of processors by fuzzifYing the amounts ofueeded number of processors, loads, and estimated execution times of job. The proposed method provides the maximum possibility of the parallism of each job without system overload. We compare the performances of our approaches with the conventional results. The experiments show that the proposed method provides a better performance.

  • PDF

Aerodynamic Characteristics of the Blended-Wing-Body for the Position and Aspect Ratio of the Inlet and Outlet of an Embedded Distributed Propulsion System (Embedded Type 분산 추진 장치의 입·출구 형상 및 위치 변화에 따른 융합익기의 공력해석)

  • Kim, Hyo-Seop;Choi, Hyun-Min;Cho, Jin-Soo
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.40 no.6
    • /
    • pp.467-474
    • /
    • 2012
  • UAVs for reconnaissance and intelligence operations require long endurance capability, which demands high efficiency of the propulsion system. The distributed propulsion system(DPS) generates the thrust by replacing a large propulsion system with a number of small propulsion systems. A DPS distributed along the wing span can produce gains in propulsion efficiency by reducing ejection velocity. Also, the ingestion of boundary layers through the distributed DPS inlet and ejecting flow from the outlet can improve the lift to drag ratio of the vehicle. This study investigates the effects of locations and size of the inlet and outlet of the DPS on the blended-wing-body design based on Eppler 337 airfoil, with a CFD tool. The fans in the DPS are modeled as actuator disks for computational efficiency. The best location and aspect ratio of the inlet and outlet are found from lift-to-drag ratio and pitching moment considerations.

QoS guaranteed IP multicast admission control mechanism (품질 보장형 IP 멀티캐스트 수락 제어 메커니즘)

  • Song, kang-ho;Rhee, wooo-Seop
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2008.05a
    • /
    • pp.51-55
    • /
    • 2008
  • Request High-Images, High-quality, duplex transmission, BcN Voice telephone, Broadcast, Data internet service came to be all possible and demolished original communication service area. Also, The quality is guaranteed stablely to new business and ISP the requirement comes to become a multicasting quality guarantee mechanism which there is the reliability for a information communication and High-quality multimedia service. Like this, a multicast mechanism to be guaranteed must become air control End-to-End QoS for a service supply, a transmission delay a packet loss or requirement which the user requests guarantee and multicast Path-NET which there is the reliability must be provided. Therefor, we proposed IP base multicast new join the present the multicast mechanism of Probing packet foundation which there is the efficiently a linking acceptance, we used ns-2 simulator for the performance evaluation of the proposed.

  • PDF

Low-earth orbiting satellite multi-output converter design and verification by using EDF modeling (EDF 모델링을 이용한 저궤도위성 다중 출력 컨버터 설계 및 검증)

  • Yun, SeokTeak;Yang, JeongHwan
    • Journal of Satellite, Information and Communications
    • /
    • v.7 no.2
    • /
    • pp.76-79
    • /
    • 2012
  • Satellite power system is critical for mission design and survival operation. Accordingly power conversion circuit has to stable design and verify for operation condition change (load, voltage, thermal condition). however, multi-stage make complicate for modeling and get all state solution. In this paper present all state solution for multi-stage converter by using Extended Describing Function(EDF) modelling. EDF modelling has merit to solve complex circuit but it has limit too. Because of fundamental approximation, EDF modeling is not match all topology. Consequently, we verify passible topology for EDF modeling and stable design multi-stage converter.

A Study on the Estimation for the Flow Coefficient of Elevator Shaft (엘리베이터 샤프트의 유량계수 산정에 관한 연구)

  • Kim, Hak-Joong
    • Journal of the Society of Disaster Information
    • /
    • v.8 no.2
    • /
    • pp.148-157
    • /
    • 2012
  • Recently, evacuation safety of building residents becomes the major concern, as the building has been higher and more complicated. Many high-rise multi use buildings are under construction in Korea. Required evacuation time using stairway is longer in high-rise buildings, moreover it is impossible for the disabled to evacuate by using stairway. For this reason the study on the effectiveness of using elevator for evacuation is being progressed. Elevator shaft flow coefficient is the major factor for the calculation of elevator piston effect. The results of this study can be used for the study of elevator piston effect as basic data. The flow coefficient simulation was performed using FLUENT, commercial CFD program. As a result of the flow coefficient simulation, the coefficient is 0.88 considering the safety factor. This result is verified that the result of experimental study, 0.86 is conservative.

An Efficient Multiple Event Detection in Sensor Networks (센서 네트워크에서 효율적인 다중 이벤트 탐지)

  • Yang, Dong-Yun;Chung, Chin-Wan
    • Journal of KIISE:Databases
    • /
    • v.36 no.4
    • /
    • pp.292-305
    • /
    • 2009
  • Wireless sensor networks have a lot of application areas such as industrial process control, machine and resource management, environment and habitat monitoring. One of the main objects of using wireless sensor networks in these areas is the event detection. To detect events at a user's request, we need a join processing between sensor data and the predicates of the events. If there are too many predicates of events compared with a node's capacity, it is impossible to store them in a node and to do an in-network join with the generated sensor data This paper proposes a predicate-merge based in-network join approach to efficiently detect multiple events, considering the limited capacity of a sensor node and many predicates of events. It reduces the number of the original predicates of events by substituting some pairs of original predicates with some merged predicates. We create an estimation model of a message transmission cost and apply it to the selection algorithm of targets for merged predicates. The experiments validate the cost estimation model and show the superior performance of the proposed approach compared with the existing approaches.