• Title/Summary/Keyword: 부호기

Search Result 974, Processing Time 0.021 seconds

Efficient Processing Technique for Unavailable Data in Hardware Implementation of Motion Estimator with Parallel Processing Architecture (움직임 추정기의 병렬처리 구조 하드웨어 구현시비유효 데이터의 효율적인처리 방법)

  • Park, Jong-Hwa;Kang, Hyun-Soo
    • The Journal of the Korea Contents Association
    • /
    • v.9 no.2
    • /
    • pp.1-9
    • /
    • 2009
  • In this paper, we propose the efficient processing technique for unavailable data in hardware implementation of motion estimator in H.264/AVC with parallel processing architecture. Motion estimation processing in the hardware is generally based on pipe-lining, some MV data of neighbor blocks are not available, whereas all MV data are valid in software processing where the data are sequentially processed. In this paper, we solve the problem of data being unavailable in MVp computation. To minimize the quality degradation caused by unavailable MVs, in the proposed method, the unavailable MV of a neighboring block is replaced with an integer pel unit MV, an MVp of neighboring blocks, or an MVcol (MV of co-located block). Comparing to the conventional method [7], our method outperformed maximally 0.832dB and 0.179dB for QCIF and CIF, respectively, in terms of BDPSNR.

Neural bases underlying Native or Foreign word production, and Language switching (모국어와 외국어의 단어산출 및 언어 간 전환에 따른 뇌 활성화 과정)

  • Kim, Choong-Myung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.16 no.3
    • /
    • pp.1707-1714
    • /
    • 2015
  • The neural bases underlying within or between-language picture naming was investigated by using event-related fMRI. The present suudy explorered the following two goals: The first is to compare cortical activation areas relevant to naming process in native and foreign language, and to decide whether the activation pattern of the foreign word will be the same as native words or not. The next is to find the cerebral areas involved only in alternating language switching between native and foreign language condition. Differential activation patterns were observed for language switching against one-language. Both naming tasks all activated the left inferior frontal gyrus (LIFG) as expected. However the differences in naming between languages were reflected in the activation amount of the LIFG, namely more activation in naming the native language than the foreign language. Especially, naming of the foreign word from English showed the similar area and size in activation with native language suggesting that the process of borrowed noun resembles that of native common noun. And the language switching between languages newly activated the right middle frontal gyrus as well as the left inferior frontal areas. The right middle frontal gyrus engagement in switching conditions obviously identified that right hemisphere is recruited in code switching possibly with respect to meta-cognition controlling language index at a subconscious level.

The Implementation of a Real-time Underwater Acoustic Communication System at Shallow water (천해역에서의 실시간 수중 데이터 통신 시스템 구현)

  • Baek, Hyuk;Park, Jong-Won;Lim, Yong-Kon
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.06a
    • /
    • pp.754-757
    • /
    • 2007
  • In this paper, we present an implementation and it's real-sea test of an underwater acoustic data communication system, which allows the system to reduce complexity and increase robustness in time variant underwater environments. For easy adaptation to complicated and time-varying environments of the ocean, all-digital transmitter and receiver systems were implemented. For frame synchronization the CAZAC sequence was used, and QPSK modulation/ demodulation method with carrier frequency of 25kHz and a bandwidth of 5kHz were applied to generate 10kbps transmission rate including overhead. To improve transmission quality, we used several techniques and algorithms such as adaptive beamforming, adaptive equalizer, and convolution coding/Viterbi decoding. for the verification of the system performance, measurement of BER has been done in a very shallow water with depth of 8m at JangMok, Geoje. During the experiment, image data were successfully transmitted up to about 7.4km.

  • PDF

High Speed Modular Multiplication Algorithm for RSA Cryptosystem (RSA 암호 시스템을 위한 고속 모듈라 곱셈 알고리즘)

  • 조군식;조준동
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.3C
    • /
    • pp.256-262
    • /
    • 2002
  • This paper presents a novel radix-4 modular multiplication algorithm based on the sign estimation technique (3). The sign estimation technique detects the sign of a number represented in the form of a carry-sum pair. It can be implemented with 5-bit carry look-ahead adder. The hardware speed of the cryptosystem is dependent on the performance modular multiplication of large numbers. Our algorithm requires only (n/2+3) clock cycle for n bit modulus in performing modular multiplication. Our algorithm out-performs existing algorithm in terms of required clock cycles by a half, It is efficient for modular exponentiation with large modulus used in RSA cryptosystem. Also, we use high-speed adder (7) instead of CPA (Carry Propagation Adder) for modular multiplication hardware performance in fecal stage of CSA (Carry Save Adder) output. We apply RL (Right-and-Left) binary method for modular exponentiation because the number of clock cycles required to complete the modular exponentiation takes n cycles. Thus, One 1024-bit RSA operation can be done after n(n/2+3) clock cycles.

A Performance Evaluation of a RISC-Based Digital Signal Processor Architecture (RISC 기반 DSP 프로세서 아키텍쳐의 성능 평가)

  • Kang, Ji-Yang;Lee, Jong-Bok;Sung, Won-Yong
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.2
    • /
    • pp.1-13
    • /
    • 1999
  • As the complexity of DSP (Digital Signal Processing) applications increases, the need for new architectures supporting efficient high-level language compilers also grows. By combining several DSP processor specific features, such as single cycle MAC (Multiply-and-ACcumulate), direct memory access, automatic address generation, and hardware looping, with a RISC core having many general purpose registers and orthogonal instructions, a high-performance and compiler-friendly RISC-based DSP processors can be designed. In this study, we develop a code-converter that can exploit these DSP architectural features by post-processing compiler-generated assembly code, and evaluate the performance effects of each feature using seven DSP-kernel benchmarks and a QCELP vocoder program. Finally, we also compare the performances with several existing DSP processors, such as TMS320C3x, TMS320C54x, and TMS320C5x.

  • PDF

Joint Demodulation and Decoding System for FTN (FTN 시스템을 위한 동시 복조 및 복호 기법)

  • Kang, Donghoon;Oh, Wangrok
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.1
    • /
    • pp.17-23
    • /
    • 2015
  • In this paper, we propose an efficient joint demodulation and decoding scheme for FTN (Faster than Nyquist) systems. Several previous works have demonstrated that ISI (Inter Symbol Interference) cancellation schemes based on BCJR (Bahl-Cocke-Jelinek-Raviv) algorithm are suitable for FTN systems. Unfortunately, required complexity of the previous ISI cancellation schemes is very high, especially when a multi-level modulation scheme is employed. In this paper, we propose a joint demodulation and decoding scheme for FTN systems with an iteratively decodable channel coding scheme and a multi-level modulation. Compared with the previously proposed schemes, the proposed scheme not only offers reliable performance but also requires relatively low complexity. Also, the proposed scheme can be easily applied to the FTN system with a multi-level modulation with a minor modification.

Design for PN code Synchronous Acquisition System of DS-SS/CDMA Receiver Using New SW-DMF (새로운 SW-DMF를 이용한 DS-SS/CDMA 시스템 수신기의 PN 코드동기 포착 시스템의 설계)

  • Cho, Byung-Lok;Rhee, Kang-Hyeon;Ha, Suk-Ki
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.38 no.4
    • /
    • pp.22-32
    • /
    • 2001
  • In this paper, we propose an average acquisition time and hardware design of high speed PN code synchronous acquisition system using DMF(Digital Matched Filter) with new switching method in DS-SS/CDMA(Direct Sequence Spread Spectrum Code Division Multiple Access). In reality, the PN code synchronous acquisition system using DMF has very complicated hardware, high cost and high power consumption. The PN code synchronous acquisition system using proposed switching method DMF can overcome those disadvantages. Therefore, we can make hardware simple and obtain low power and high density by reducing the area by 1/5 against the conventional approaches of using either the matched filters or the serial correlators. The proposed system architecture is also simple and easily controllable since there is no square-term circuit after execution of digital filtering.

  • PDF

A Performance Comparison of RMMA and SCA Adaptive Equalization Algorithm in Multilevel QAM Signal Transmission (Multilevel QAM 신호 전송에서 RMMA와 SCA 적응 등화 알고리즘의 성능 비교)

  • Lim, Seung-Gag
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.18 no.2
    • /
    • pp.111-116
    • /
    • 2018
  • This paper compare the adaptive equalization performance of RMMA (Region-based MMA) and SCA (Square Contour Algorithm) in order to minimize the intersymbol interference that is occurred in communication channel when transmit the multilevel QAM signal. The RMMA used for improving the performance by translate to 4-level constant modulus and stability in current MMA algorithm, and the SCA used for the improving the performacne by combines the current CMA and RCA algorithm. These algorithms are aimed to improving the equalization peformance by applying the differenct principle each other in multilevel QAM signal, its different performance were compared by computer simulation in the same channel environment. For this, the output signal constellation of equalizer, residual isi, maximum distortion were applied in performance index. As a result, RMMA have more fairly good in every performance index such as signal point clustering capabilities and convergence speed compared to SCA. It is confired that the equalization noise due to misadjumstment was reduced in RMMA than SCA.

FC-MMA Adaptive Equalization Algorithm to improve the Convergence Speed of MMA in 16-QAM System (16-QAM 시스템에서 MMA의 수렴 속도를 개선시킨 FC-MMA 적응 등화 알고리즘)

  • Lim, Seung-Gag
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.14 no.1
    • /
    • pp.93-99
    • /
    • 2014
  • This paper deals with the FC-MMA (Fast Convergence-Multi Modulus Algorithm) which is improving the convergence characteristics of the MMA (Multiple Modulus Algorithm) adaptive equalization algorithm that is used for the minimization of the intersymbol interference which occurs in the time dispersive communication channel. In the time varying charateristics and the abnormal situation like as outage of the communication channel, the adaptive equalizer needs to adapting the new environment more rapidly. For this problem, the residual isi and the maximum distortion performance index which are meaning the convergence characteristics are widely adapted in the adaptive equalizer. The 16-QAM signal is transmitted and it was confirmed that the proposed algorithm, the FC-MMA has the fast convergence performance such as in the 1.75 times fast in residual isi and 2.5 times fast in the maximum distortion in order to reaching the steady state compare to the MMA algorithm in the same channel environment by the computer simulation.

Performance Evaluation of VSDA Blind Equalization Algorithm for 16-QAM Signal (16-QAM 신호에 대한 VSDA 블라인드 등화 알고리즘의 성능 평가)

  • Lim, Seung-Gag
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.14 no.1
    • /
    • pp.85-91
    • /
    • 2014
  • This paper relates with the VSDA (Variable stepsize Square contour Decision directed Algorithm) adaptive equalization algorithm that is used for the minimization of the intersymbol interference due to the distortion which occurs in the time dispersive channel for the transmission of 16-QAM signal.. In the conventional SCA, it is possible to compensates the amplitude and phase in the received signal that are mixed with the intersymbol interference by the constellatin dependent constant by using the 2nd order statistics of the transmitted signal. But in the VSDA, it is possible to the increasing the equalization performance by adding the concept of distance adjusted approach for constellation matching and the cost function of decision directed. We compare the performance of VSDA and SCA algorithm by the computer simulation. For this, the equalizer output signal constellation, residual isi, maximum distortion and MSE were used in the performace index. As a result of computer simulation, the VSDA algorithm has better than the SCA in convergence speed, but it gives nearly same equalization performance in other index.