• Title/Summary/Keyword: 보호기

Search Result 2,115, Processing Time 0.03 seconds

Virtual-Channel Division Duplex via Dual Coding (이중 부호화를 이용한 가상 채널에서의 양방 통신 기법)

  • Ju, Hyung-Sik;Lee, Sung-Eun;Hong, Dae-Sik
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.45 no.1
    • /
    • pp.51-58
    • /
    • 2008
  • We propose a new duplex which does not require guard resources in MIMO environments. In the proposed duplex, two virtual channels in spatial domain are generated by preceding and postcoding MIMO channels, not to use guard resources in either the time or frequency domain. The capacity can be improved by properly selecting precoder and postcoder. We show the improved capacity of the proposed duplex outperforms conventional duplexes even without guard resources.

Type II Optimal Normal Basis Multipliers in GF(2n) (타입 II 최적 정규기저를 갖는 GF(2n)의 곱셈기)

  • Kim, Chang Han;Chang, Nam Su
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.25 no.5
    • /
    • pp.979-984
    • /
    • 2015
  • In this paper, we proposed a Semi-Systolic multiplier of $GF(2^n)$ with Type II optimal Normal Basis. Comparing the complexity of the proposed multiplier with Chiou's multiplier proposed in 2012, it is saved $2n^2+44n+26$ in total transistor numbers and decrease 4 clocks in time delay. This means that, for $GF(2^{333})$ of the field recommended by NIST for ECDSA, the space complexity is 6.4% less and the time complexity of the 2% decrease. In addition, this structure has an advantage as applied to Chiou's method of concurrent error detection and correction in multiplication of $GF(2^n)$.

A Randomness Test by the Entropy (Entropy에 의한 Randomness 검정법)

  • 최봉대;신양우;이경현
    • Proceedings of the Korea Institutes of Information Security and Cryptology Conference
    • /
    • 1991.11a
    • /
    • pp.105-133
    • /
    • 1991
  • 본 논문에서는 임의의 이진 난수발생기의 source가 $BMS_{p}$ 이거나 M-memory를 갖는 마르코프연쇄로 모델화 되었을 경우에 비트당 entropy와 관련이 있는 새로운 randomness에 관한 통계적 검정법을 제안한다. 기존에 알려진 이진 난수발생기의 randomness검정법이 0또는 1의 분포의 편향성(bias)이나 연속된 비트간의 상관성(correlation)중의 한 종류만의 non-randomness를 추적해낼 수 있는 반면에 새로운 검정법은 위의 두가지 검정을 통과하였을 때 암호학적으로 중요한 측도인 비트당 entropy 를 측정하여 암호학적인 약점을 검정할 수 있다. 또한 대칭(비밀키) 암호시스템의 통계적 결점을 바탕으로 하여 키를 찾는 공격자의 최적 전략( optimal strategy)문제를 분석하여 이 최적 전략이 이진 수열의 비트당 entropy와 밀접한 관계가 있음을 보이고 이 비트당 entropy와 관련이 있는 새로운 통계량을 도입하여 이진 난수 발생기의 source의 이진수열이 다음 3가지 경우, 즉, i.i.d. symmetric인 경우, $BMS_{p}$ 인 경우, M-memory를 갖는 마르코프연쇄인 경우의 각각에 대하여 특성을 조사하고 새로운 통계량의 평균과 분산을 구한다. 이때 구한 새로운 통계량은 잘 알려진 중심 극한 정리에 의하여 근사적으로 정규분포를 따르므로 위의 평균과 분산을 이용하여 스트림 암호시스템에서 구성요소로 많이 사용되는 몇 몇 간단한 이진 난수 발생기에 적용하여 통계적 검정을 실시함으로써 entropy 관점의 검정법이 새로운 randomness 검정법으로 타당함을 보인다.

  • PDF

Immunity of Electronic Equipments Against Potable High Voltage Generator (휴대형 고전압 발생기에 대한 전자기기의 내성)

  • Lee, Jong-Ig;Yeo, Junho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2017.10a
    • /
    • pp.61-62
    • /
    • 2017
  • In this study, we introduce some main functions and specifications of a recently commercialized potable compact high voltage generator. USB killer has been designed to test surge protection circuitry of electronic equipments using USB ports. USB killer transforms 5V DC power supplied by USB port into a sufficiently high voltage over 200V DC through oscillator, transformer, voltage multiplier, and rectifier. The power charged in a high-capacity condenser can be applied back into the electronic equipments as an electric shock to destroy them or test protection circuits. USB killer is a readily available item, and one can test a variety of electronic equipments. We introduce some test results known over the internet and those obtained from our tests.

  • PDF

Design of an Efficient Digit-Serial Multiplier for Elliptic Curve Cryptosystems (타원곡선 암호 시스템에 효과적인 digit-serial 승산기 설계)

  • 이광엽;위사흔;김원종;장준영;정교일;배영환
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.11 no.2
    • /
    • pp.37-44
    • /
    • 2001
  • In this paper, an efficient architecture for the ECC multiplier in GF(2") is proposed. We give a design example for the irreducible trinomials $x_{193}\;+\;x_{15}\;+\;1$. In hardware implementations, it is often desirable to use the irreducible trinomial equations. A digit-serial multiplier with a digit size of 32 is proposed, which has more advantages than the 193bit serial LFSR architecture. The proposed multiplier is verified with a VHDL description using an elliptic curve addition. The elliptic curve used in this implementation is defined by Weierstrass equations. The measured results show that the proposed multiplier it 0.3 times smaller than the bit-serial LFSR multiplier.lier.

The FPGA Implementation of The Viterbi Algorithm for Error Correcting (에러 정정을 위한 Viterbi 알고리즘의 FPGA 구현)

  • 조현숙;한승조;이상호
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.9 no.1
    • /
    • pp.115-126
    • /
    • 1999
  • As the processing speed of communication and computer system has been improved, high speed data processing is required to correct error of data. In this paper, decoding algorithm which is applicable to the wireless communication system is proposed and encoder and decoder are designed by using the proposed decoding algorithm. We design the encoder and decoder by using the VHDL(VHSIC Hardware Description Language) and simulate the designed encoder and decoder by using V-system. Designed algorithm is synthesized by using synopsys tools and is made to one chip by means of XILINX XC4010EPC84-4. When 20MHz was used as the input clock, data arrival time was 29.20ns and data require time was 48.70ns.

Efficient Architectures for Modular Exponentiation Using Montgomery Multiplier (Montgomery 곱셈기를 이용한 효율적인 모듈라 멱승기 구조)

  • 하재철;문상재
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.11 no.5
    • /
    • pp.63-74
    • /
    • 2001
  • Modular exponentiation is an essential operation required for implementations of most public key cryptosystems. This paper presents two architectures for modular exponentiation using the Montgomery modular multiplication algorithm combined with two binary exponentiation methods, L-R(Left to Left) algorithms. The proposed architectures make use of MUXes for efficient pre-computation and post-computation in Montgomery\`s algorithm. For an n-bit modulus, if mulitplication with m carry processing clocks can be done (n+m) clocks, the L-R type design requires (1.5n+5)(n+m) clocks on average for an exponentiation. The R-L type design takes (n+4)(n+m) clocks in the worst case.

A Study on Protection Coordination Algorithm for Separating Fault Section in LVDC Distribution System (LVDC 배전계통에 있어서 사고구간분리 보호협조 알고리즘에 관한 연구)

  • Kang, Min-Kwan;Lee, Hu-Dong;Tae, Dong-Hyun;Rho, Dae-Seok
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.22 no.1
    • /
    • pp.768-776
    • /
    • 2021
  • Current protection-coordination methods use the reverse time characteristics of the T-C curve, which is not effective for a LVDC distribution system because the protective operation time of converters and DC circuit breakers is much faster than AC protection devices. Therefore, an algorithm is proposed for fault-section isolation using the fault current slope to minimize the blackout region and coordinate between converters and protection devices in a rapid and accurate manner. The method deals with the slope characteristics of a fault current, which may depend on the fault location in an LVDC distribution system. Thus, an LVDC distribution system can be operated in a stable manner by isolating the fault section selectively before the shutdown of the main converter using slope characteristics, which change in proportion to the line impedance and fault location. A 1.5-kV LVDC distribution system was modeled to verify the effectiveness of the proposed algorithm using PSCAD/EMTDC. The system is composed of a distribution substation, LVDC converter, and distribution lines. The simulation results confirm that the proposed algorithm is a useful tool for minimizing the fault section in an LVDC distribution system.

Design on Protection and Authentication System of IPTV Contents using HSI Watermark (HSI 워터마크를 이용한 IPTV 콘텐츠 보호 및 인증 시스템 설계)

  • Kim, Dae-Jin;Choi, Hong-Sub
    • The Journal of the Korea Contents Association
    • /
    • v.10 no.7
    • /
    • pp.55-62
    • /
    • 2010
  • While the broadband network and multimedia technologies have been developing, the commercial market of digital contents also has been widely spreading with recently starting IPTV. As the IPTV services are getting to be generalized and popularized, the contents illicit copying and distribution of copyright meterials tends to draw more attentions. So we need a right service system that can protect contents and copyright using watermark inserting. Until now, the conventional protection and authentication system is taking advantages of merits both in CAS and DRM. But this system can not protect the contents when acquiring them from TV output using A/D convertor. So we apply watermark method using HSI color space against contents illicit copying. And for distribution of copyright materials. we compound unique settop ID and copyrighter's ID to make new ID that is watermark. When inserting watermark, we use the watermark for copyright protection and authentication. So we can protect copyright and identify last settop's user in illicit distribution. we design download based IPTV contents protection and authentication system using HSI watermark method.

A Study on the Correction of Protection Relay of Temporary Electric Power Installations for Storage Tank (저장 탱크용 임시전력설비의 보호계전기 정정에 관한 연구)

  • Son, Seok-Geum
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.13 no.6
    • /
    • pp.562-567
    • /
    • 2020
  • In this paper, this is a study on the correction of protection relays to monitor temporary power facilities for storage tanks especially transformers to block and protect faults such as insulation breakdown. When an abnormality such as a short circuit or a ground fault occurs in the power system, it is important to detect this quickly cut off the device and equipment in which the fault occurred and separate it from the power system to correct the protection relay so that it does not interfere with power supply. In addition the fault current calculation that accurately applies the fault type and the cause of the fault for protection cooperation will be the most important factor in the correction of the protection relay. For protection coordination a study was conducted on the method of coordination for protection of power facility protection for storage tanks such as over current relay, ground over current relay, under voltage relay, and ground over voltage relay applied to temporary.