• Title/Summary/Keyword: 마이크로컴퓨터

Search Result 692, Processing Time 0.029 seconds

Performance Evaluation of Value Predictor in High Performance Microprocessors (고성능 마이크로프로세서에서 값 예측기의 성능평가)

  • Jeon Byoung-Chan;Kim Hyeock-Jin;RU Dae-Hee
    • Journal of the Korea Society of Computer and Information
    • /
    • v.10 no.2 s.34
    • /
    • pp.87-95
    • /
    • 2005
  • value prediction in high performance micro processors is a technique that exploits Instruction Level Parallelism(ILP) by predicting the outcome of an instruction and by breaking and executing true data dependences. In this paper, the mean Performance improvements by predictor according to a point of time for update of each table as well as prediction accuracy and Prediction rate are measured and assessed by comparison and analysis of value predictor that issues in parallel and run by predicting value, which is for Performance improvements of ILP in micro Processor. For the verification of its validity the SPECint95 benchmark through the simulation is compared by making use of execution driven system.

  • PDF

Improvement of Pressurizer PROV System through Micro-Computer and PRA (마이크로 컴퓨터와 확률론적 리스크 평가를 통한 가압기 보호계통의 설계 개선)

  • Jong Ho Lee;Soon Heung Chang
    • Nuclear Engineering and Technology
    • /
    • v.17 no.4
    • /
    • pp.302-316
    • /
    • 1985
  • Small break LOCA caused by a stuck-open PORV is one of the important contributors to nuclear power plant risk. This paper deals with the design of a pressurizer surveillance system using microcomputer to prevent the malfunction of system and has assessed the effect of this improvement through Probabilistic Risk Assessment (PRA) method. Micro-computer diagnoses the malfunction of system by a process checking method and performs automatically backup action related to each malfunction. Owing to this improvement, we can correctly diagnose “Spurious Opening”, “Fail to Reclose” and “Small break LOCA” which are difficult for operator to diagnose quickly and correctly and reduce the probability of a human error by an automatic backup action.

  • PDF

A Study on Hybrid switching Method of Automatic Voltage Control on Smart-greed (스마트그리드에서의 다중 스위칭 방식의 자동 전압 조절 방법에 관한 연구)

  • Park, Gwangyun;Kim, Jungryul;Kim, Byunggi
    • Proceedings of the Korean Society of Computer Information Conference
    • /
    • 2012.07a
    • /
    • pp.47-50
    • /
    • 2012
  • 본 연구에서는 수용가에서 에너지 절감과 최대수요전력 제어를 위하여 마이크로프로세서를 이용한 고효율 자동 전압 조정기의 제어 방법에 대하여 제안한다. 제안한 고효율 자동 전압 조정기는 트로이달 코아에 1개의 직렬 권선과 분리된 4개의 분로 권선으로 구성되어 있는 단권 변압기를 사용한다. 변압기의 전압 조정은 직렬 권선과 분로 권선의 연결 방법에 따라 감압/승압이 가능하다. 스위치는 릴레이와 트라이악을 병행하여 사용한다. 스위치의 조작 시 발생하는 권선의 여자돌입전류를 제어하기 위하여 트라이악을 이용 연결 상태를 변경하고 연결 상태 유지 시에는 릴레이를 이용함으로써 스위치 소비 전력을 최소화 한다. 제어신호는 여자 돌입 전류를 줄이기 위하여 전압 파형에 동기화 하여 제어되며 이를 위하여 소프트웨어 PLL을 사용한다. 소프트웨어 PLL은 전압 파형의 zero-cross, 전압 최고점 등의 시간을 생성한다. 권선 스위치의 제어, 소프트웨어 PLL등 자동 전압 조정기의 제어는 마이크로프로세서에 의해서 이루어진다.

  • PDF

Design of Dualband Meander Microstrip Antenna for WBAN (WBAN용 이중대역 미엔더 마이크로스트립 안테나 설계)

  • Oh, Ho-Kweon
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.2
    • /
    • pp.265-271
    • /
    • 2015
  • In this paper, Dualband meander microstrip antenna is proposed for Wireless Body Area Network application. Designed antenna is mounted on the phantom to maintain a constant distance of the substrate, and studied the characteristics related to change in several meaningful parameters to improve performance. Characteristics of antenna, returnloss, radiation pattern, gain, bandwidth, are analyzed using Computer Simulation Technologes(CST) software. The proposed antenna operates at 4.33Ghz and 6.09GHz ~ 9.88GHz for UWB. The antenna showed that returnloss and -10dB bandwidth are -42.30dB and 410Mhz at 4.33GHz, maximum -29.11dB and 3.75GHz at 6.1GHz ~ 9.8GHz.

Developing an HDR Imaging Method for an Ultra-thin Light-Field Camera (초박형 라이트필드 카메라를 위한 HDR 이미징 알고리즘 개발)

  • Jiwoong Na;Jaekwan Ryu;Yongjin Jo;Min H. Kim
    • Journal of the Korea Computer Graphics Society
    • /
    • v.29 no.3
    • /
    • pp.13-19
    • /
    • 2023
  • 카메라 센서의 한계로 인하여 촬영 장면에 따라 한 번의 촬영으로 모든 영역의 밝기가 적절하게 촬영되지 않는 경우가 존재한다. 이러한 센서의 한계는 하이 다이나믹 레인지 이미징 기술을 통해서 극복이 가능하다. 한 장면을 다양한 노출 설정으로 여러 번 촬영하는 브라케팅은 움직이는 피사체를 찍기에 적절하지 않으며 촬영 시간이 길다는 단점이 있다. 본 연구는 한 번의 촬영으로 서로 다른 노출의 이미지를 얻을 수 있는 소형 라이트필드 카메라를 제안한다. 라이트필드 카메라는 대표적으로 두 가지 형태가 있는데, 첫 번째는 여러 대의 카메라를 어레이로 배치한 라이트필드 카메라 시스템이며, 두 번째는 대물렌즈 뒤에 마이크로 렌즈 어레이를 배치한 카메라이다. 본 연구에서 제작된 초박형 라이트필드 카메라는 센서 위에 마이크로 렌즈어레이가 부착되어있는 형태의 카메라로 각 렌즈 조리개 크기를 다르게 설계하여 한 번의 촬영으로 다른 노출의 촬영 결과를 얻을 수 있게 설계되었다. 촬영된 단일 영상들을 전처리 하여 이미지 품질을 높인 이후, HDR 알고리즘을 통해 각 단일 이미지들보다 다이나믹 레인지가 넓은 이미지를 획득하도록 구현하였다. 또한 노출 시간을 기준으로 설계된 식을 수정하여 조리개값에 따라 다른 가중치를 둘 수 있도록 바꾸었고, 이를 통해 단 한 번의 촬영을 통한 HDR 이미징을 구현하였다.

Design and Implementation of a Communication Module of the Parallel Operating File System based on MISIX (MISIX 기반의 병렬 파일 시스템의 통신 모듈 설계 및 구현)

  • Jin, Sung-Kn;Cho, Jong-Hyun;Kim, Hae-Jin;Seo, Dae-Wha
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.6 no.4
    • /
    • pp.373-382
    • /
    • 2000
  • This paper is concerned with development of a communication module of POFS(Parallel Operating File System), which is the parallel file system to be operated on SPAX computer. SPAX is multiprocessor computer with clustering SMP architecture and being developed by ETRI. The operating system for SPAX is MISIX based on the Chorus microkernel. POFS has client/server architecture basically so that it is important to design a communication module. The communication module is so easily affected by network environment that bad design is the major reason that decreases the portability and performance of the parallel file system. This paper describes the structure and performance of the communication of the POFS. the theme is issued in the course of designing and developing POFS. The communication module of POFS was designed to support the portability and the architecture of parallel file system.

  • PDF

Development and application of supervised learning-centered machine learning education program using micro:bit (마이크로비트를 활용한 지도학습 중심의 머신러닝 교육 프로그램의 개발과 적용)

  • Lee, Hyunguk;Yoo, Inhwan
    • Journal of The Korean Association of Information Education
    • /
    • v.25 no.6
    • /
    • pp.995-1003
    • /
    • 2021
  • As the need for artificial intelligence (AI) education, which will become the core of the upcoming intelligent information society rises, the national level is also focusing attention by including artificial intelligence-related content in the curriculum. In this study, the PASPA education program was presented to enhance students' creative problem-solving ability in the process of solving problems in daily life through supervised machine learning. And Micro:bit, a physical computing tool, was used to enhance the learning effect. The teaching and learning process applied to the PASPA education program consists of five steps: Problem Recoginition, Argument, Setting data standard, Programming, Application and evaluation. As a result of applying this educational program to students, it was confirmed that the creative problem-solving ability improved, and it was confirmed that there was a significant difference in knowledge and thinking in specific areas and critical and logical thinking in detailed areas.

A Study on Extendable Instruction Set Computer 32 bit Microprocessor (확장 명령어 32비트 마이크로 프로세서에 관한 연구)

  • 조건영
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.5
    • /
    • pp.11-20
    • /
    • 1999
  • The data transfer width between the mocroprocessor and the memory comes to a critical part that limits system performance since the data transfer width has been as it was while the performance of a microprocessor is getting higher due to its continuous development in speed. And it is important that the memory should be in small size for the reduction of embedded microprocessor's price which is integrated on a single chip with the memory and IO circuit. In this paper, a mocroprocessor tentatively named as Extendable Instruction Set Computer(EISC) is proposed as the high code density 32 bit mocroprocessor architecture. The 32 bit EISC has 16 general purpose registers and 16 bit fixed length instruction which has the short length offset and small immediate operand. By using and extend register and extend flag, the offset and immediate operand could be extended. The proposed 32 bit EISC is implemented with an FPGA and all of its functions have been tested and verified at 1.8432MHz. And the cross assembler, the cross C/C++ compiler and the instruction simulator of the 32 bit EISC shows 140-220% and 120-140% higher code density than RISC and CISC respectively, which is much higher than any other traditional architectures. As a consequence, the EISC is suitable for the next generation computer architecture since it requires less data transfer width compared to any other ones. And its lower memory requirement will embedded microprocessor more useful.

  • PDF

Unified Programmer for AVR-Based Arduino-Compatible Boards (AVR 기반 아두이노 호환 보드를 위한 통합 프로그래머)

  • Heo, Gyeongyong;Ryu, Daewoo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.1
    • /
    • pp.96-101
    • /
    • 2021
  • Arduino is one of the open source microcontroller projects, and Arduino boards using AVR microcontrollers are commonly used. In general, AVR microcontrollers use ISP (In System Programming) upload, but in Arduino, serial upload through a bootloader is basically used, and a dedicated microcontroller is built into the board for this purpose. In order to use the ISP upload in Arduino, a dedicated upload device is required, which is not included in the Arduino board. In this paper, we propose a unified programmer that can handle ISP upload and serial upload through one dedicated microcontroller, and show that ISP and serial upload are possible using the unified programmer. In addition, the proposed unified programmer works as a USB-serial converter, supports serial communication with a computer, and it is also possible to burn the Arduino bootloader. All operations of the unified programmer can be confirmed through the experimental results.

Computer Analysis of Semiconductor Barrier Characteristics (II) (반도체 접촉장벽 특성의 컴퓨터해석(II)

  • Jong-Woo Park;Keum-Chan Whang;Chang-Yub Park
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.32 no.7
    • /
    • pp.234-238
    • /
    • 1983
  • This paper presents a steady-state computer solution of one-dimensional transport equations, describing a double(metal-semiconductor-metal) contact device, involving only one type of charge carrier. Most of the assumptions and approximations which are ordinarily introduced in order to make the transport equations analytically soluble are avoided here. The results are presented mainly in the form of(a) energy contours (b) concentration contours and (c) I-V characteristics. A computation of differential system capacitance as a function of applied voltage is also presented and schematic corrections are introduced for image force effects.

  • PDF