• Title/Summary/Keyword: 내장형 소프트웨어

Search Result 198, Processing Time 0.029 seconds

A function finder for property-based extraction of test target functions (특질기반 테스트 대상 함수 추출을 위한 함수탐색기)

  • Kim, Dongwoo;Park, Mingyu;Choi, Yunja
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2013.05a
    • /
    • pp.954-957
    • /
    • 2013
  • 고안전성이 요구되는 내장형 소프트웨어의 경우 극히 낮은 확률로 발생하는 오류로 인하여 전체시스템의 안전에 치명적인 상황을 야기할 수 있으므로, 철저한 안전성 검증이 요구된다. 모든 가능한 실행경로를 고려해야 하는 안전성 검증의 고비용 문제를 해결하기 위하여, 기존연구에서는 안전성 특질기반 테스트 대상함수를 추출하여 테스트 시나리오 생성하는 생성기를 개발하여 검증 효율을 높이는데 기여하였다. 그러나 기존의 도구는 함수포인터를 탐색 하지 못한 문제와, 변수에 대한 규칙 부족문제 그리고 모듈화 되지 않아 유지 및 보수가 어려운 문제가 있었다. 본 논문에서는 기존도구의 문제점들을 개선하여 정확도를 높인 새로운 함수탐색기를 소개한다. 개발된 함수탐색기는 모듈화 되어 차후에 수정 및 보완 문제에 대하여 유연하게 대처할 수 있게 하였다. 개선된 함수탐색기를 OSEK/VDX[1] 기반의 개방형 차량전장용 운영체제인 Trampoline을 대상으로 테스트 해 본 결과 기존 도구보다 약 68%의 높은 정확도를 보였다.

Hardware/Software Partitioning Methodology for Reconfigurable System (재구성형 시스템을 위한 하드웨어/소프트웨어 분할 기법)

  • Kim, Jun-Yong;Ahn, Seong-Yong;Lee, Jeong-A.
    • The KIPS Transactions:PartA
    • /
    • v.11A no.5
    • /
    • pp.303-312
    • /
    • 2004
  • In this paper, we propose a methodology solving the problem of the hardware-software partitioning in reconfigurable systems using a Y-chart design space exploration and implement a simulator according to the methodology. The methodology generates a mapping set between tasks and hardware elements using the hardware element model and the application model. We evaluate the throughput by simulating cases in each mapping set. With the throughput evaluation result, we can select the mapping case with the highest throughput. We also propose an heuristic improving the simulation time by reducing the mapping set on the basis of the relationship between workload and parallelism. Simulation results show that we can reduce the size of mapping set which poses difficulties on hardware-software partitioning by up to 80%.

Similarity Detection in Object Codes and Design of Its Tool (목적 코드에서 유사도 검출과 그 도구의 설계)

  • Yoo, Jang-Hee
    • Journal of Software Assessment and Valuation
    • /
    • v.16 no.2
    • /
    • pp.1-8
    • /
    • 2020
  • The similarity detection to plagiarism or duplication of computer programs requires a different type of analysis methods and tools according to the programming language used in the implementation and the sort of code to be analyzed. In recent years, the similarity appraisal for the object code in the embedded system, which requires a considerable resource along with a more complicated procedure and advanced skill compared to the source code, is increasing. In this study, we described a method for analyzing the similarity of functional units in the assembly language through the conversion of object code using the reverse engineering approach, such as the reverse assembly technique to the object code. The instruction and operand table for comparing the similarity is generated by using the syntax analysis of the code in assembly language, and a tool for detecting the similarity is designed.

Test case generation strategy and method of embedded software based on POF(Physics of Failure) (POF기반한 내장형 소프트웨어의 테스트 전략)

  • Lee, S.Y.;Jang, J.S.;Jang, S.H.;Ko, B.G.;Choi, K.H.;Park, S.K.;Jung, K.H.;Lee, M.H.
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 2004.05a
    • /
    • pp.607-610
    • /
    • 2004
  • It is still not sufficient for the famous embedded software test methods such as Finite State Machine, Software Cost Reduction and model coverage based test case generation, to pinpoint where bugs hang around and to figure out what makes the bugs. A new approach to ameliorate the drawbacks is proposed in this paper. In the approach, we define a generic model for embedded software. And we also define failure mechanism for embedded software, and a way to generate test cases based on it.

  • PDF

Component Software Architecture for Embedded Controller (내장형 제어기를 위한 컴포넌트 소프트웨어 아키텍처)

  • 송오석;김동영;전윤호;이윤수;홍선호;신성훈;최종호
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2000.10a
    • /
    • pp.8-8
    • /
    • 2000
  • PICARD (Port-Interface Component Architecture for Real-time system Design) is a software architecture and environment, which is aimed to reduce development time and cost of real-time, control system. With PICARD, a control engineer can construct a control system software by assembling pre-built software components us ing interact ive graphical development environment. PICARD consists of PVM(Picard Virtual Machine) , a component library, and PICE(PIcard Configuration Editor). PVM is a real-time engine of the PICARD system which runs control tasks on a real-time operating system. The component library is composed of components which are called task blocks. PICE is a visual editor which can configure control tasks by creating data-flow diagrams of task blocks or Ladder diagrams for sequential logics. For the communication between PVM on a target system and PICE on a host computer, a simple protocol and tools for stub generation was dove]oped because RPC or CORBA is difficult to be applied for the embedded system. New features such as a byte-code based run time system and a simple and easy MMI builder are also introduced.

  • PDF

Hangul Bitmap Data Compression Embedded in TrueType Font (트루타입 폰트에 내장된 한글 비트맵 데이타의 압축)

  • Han Joo-Hyun;Jeong Geun-Ho;Choi Jae-Young
    • Journal of KIISE:Software and Applications
    • /
    • v.33 no.6
    • /
    • pp.580-587
    • /
    • 2006
  • As PDA, IMT-2000, and e-Book are developed and popular in these days, the number of users who use these products has been increasing. However, available memory size of these machines is still smaller than that of desktop PCs. In these products, TrueType fonts have been increased in demand because the number of users who want to use good quality fonts has increased, and TrueType fonts are of great use in Windows CE products. However, TrueType fonts take a large portion of available device memory, considering the small memory sizes of mobile devices. Therefore, it is required to reduce the size of TrueType fonts. In this paper, two-phase compression techniques are presented for the purpose of reducing the sire of hangul bitmap data embedded in TrueType fonts. In the first step, each character in bitmap is divided into initial consonant, medial vowel, and final consonant, respectively, then the character is recomposed into the composite bitmap. In the second phase, if any two consonants or vowels are determined to be the same, one of them is removed. The TrueType embedded bitmaps in Hangeul Wanseong (pre-composed) and Hangul Johab (pre-combined) are used in compression. By using our compression techniques, the compression rates of embedded bitmap data for TrueType fonts can be reduced around 35% in Wanseong font, and 7% in Johab font. Consequently, the compression rate of total TrueType Wanseong font is about 9.26%.

Design and Implementation of Fault-tolerant Communication Middleware for a High-reliable Launch Control System (고신뢰성 발사통제시스템을 위한 고장허용 통신 미들웨어 설계 및 구현)

  • Song, Dae-Ki;Jang, Bu-Cheol;Lee, Cheol-Hoon
    • The Journal of the Korea Contents Association
    • /
    • v.8 no.8
    • /
    • pp.37-46
    • /
    • 2008
  • Launch control system controls the sequence for launching missile in weapon systems. This system have to generate the engagement plan, input information and launch the missile in timeliness requirement. Such a system may fail to operate correctly either due to errors in hardware and software or due to violation of timing constraints. We presented fault-tolerant ethernet for embedded real-time system like launch control system. This approach is designed to handle network faults using dual commercial-off-the-shelf(COTS) network devices. To support fault-tolerant ethernet each node is composed dual channel ethernet and designed the communication middleware for network fault detect and recovery. Especially for time-critical system, the middleware is being developed to achieve that no point of network failure shall take down or cause loss of communication to network nodes.

Van Test for GAK NM (GPS Adapter Kit Navigation Module) Using High Performance INS (고정밀 INS를 이용한 GAK(GPS Adapter Kit) 항법 모듈의 차량 시험)

  • Oh, Sang-Heon;Son, Seok-Bo;Kwon, Seung-Bok;Shin, Don-Ho;Lee, Sang-Jeong;Park, Chan-Sik;Hwang, Dong-Hwan
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.35 no.3
    • /
    • pp.260-267
    • /
    • 2007
  • GPS adapter kit (GAK) is a GPS/INS guided range extension system to improve the accuracy and availability of existing dumb bombs. In this paper, a van test result of GPS/INS navigation module (NM) for guided bomb with GAK has been presented. The NM consists of a commercial MEMS IMU, embedded GPS receiver and navigation computer unit (NCU). The GPS receiver of NM was designed to use multiple antennas for satellite visibility and GPS attitude determination. The real-time navigation software was designed by modularized structure to guarantee the maintainability and extensibility. In order to evaluate the performance of the NM, a van test was preformed by using a high performance INS - Honeywell H-726 MAPS(Modular Azimuth Position System).The van test results show that the GAK NM with GPS attitude measurement gives better navigation performance than a conventional GPS/INS integration and good coasting capabilities under jamming environment.

Design of Core of MPEG Decoder for Object-Oriented Video on Network (네트워크 기반 객체 지향형 영상 처리를 위한 MPEG 디코더 코어 설계)

  • 박주현;김영민
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.8
    • /
    • pp.2120-2130
    • /
    • 1998
  • This paper concerns a design of programmable MPEG decoder for video processing by object unit on network. The decoder can process video data effectively by a embedded controller with stack buffers for supporting OOP (Object-Oriented Programming). The controller offers extended instructions that process several data types including 32bit integer type. In addition to that, we have a vector processor, in this decoder that can execute advanced compensation and prediction by half pixel and SA(Shape Adaptive)-IDCT of MPEG-4. Absolutors and halfers in the vector processor make this architecture extensive to a encoder. We verified the decoder with $0.6\mu\textrm{m}$ 5-Volt CMOS COMPASS library.

  • PDF

Performance Reengineering of Embedded Real-Time Systems (내장형 실시간 시스템의 성능 개선을 위한 리엔지니어링 기법)

  • 홍성수
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.30 no.5_6
    • /
    • pp.299-306
    • /
    • 2003
  • This paper formulates a problem of embedded real-time system re-engineering, and presents its solution approach. Embedded system re-engineering is defined as a development task of meeting performance requirements newly imposed on a system after its hardware and software have been fully implemented. The performance requirements nay include a real-time throughput and an input-to-output latency. The proposed solution approach is based on a bottleneck analysis and nonlinear optimization. The inputs to the approach include a system design specified with a process network and a set of task graphs, task allocation and scheduling, and a new real-time throughput requirement specified as a system's period constraint. The solution approach works in two steps. In the first step, it determines bottleneck precesses in the process network via estimation of process latencies. In the second step, it derives a system of constraints with performance scaling factors of processing elements being variables. It then solves the constraints for the performance staling factors with an objective of minimizing the total hardware cost of the resultant system. These scaling factors suggest the minimal cost hardware upgrade to meet the new performance requirement. Since this approach does not modify carefully designed software structures, it helps reduce the re-engineering cycle.