• Title/Summary/Keyword: 구조추정

Search Result 4,031, Processing Time 0.03 seconds

A New SC-FDE Transmission Structure for Coping with Narrow Band Jammers and Reducing Pilot Overhead (협대역 재머 대응과 파일럿 오버헤드 감소를 위한 새로운 SC-FDE 전송구조)

  • Joo, So-Young;Choi, Jeung-Won;Kim, Dong-Hyun;Jeong, Eui-Rim
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.23 no.8
    • /
    • pp.981-987
    • /
    • 2019
  • In this paper, we propose a new SC-FDE (single carrier frequency domain equalization) structure to cope with narrow band interference signals or jammers and reduce pilot overhead. The conventional SC-FDE structure has a problem that the receiver performance degrades severely due to difficulty in time-domain channel estimation when narrow band jammers exist. In addition, the spectral efficiency is lowered by transmitting pilot at every SC-FDE block to estimate channel response. In order to overcome those problems, the proposed structure is devised to estimate frequency domain channel directly without time domain channel estimation. To reduce the pilot overhead, several data blocks are transmitted between two pilots. The channel estimate of each data block is found through linear interpolation of two channel estimates at two pilots. By performing frequency domain channel equalization using this channel estimate, the distortion by the channel is well compensated when narrow band jammers exist. The performance of the proposed structure is confirmed by computer simulation.

Application Study of Structural Strength Estimation by Measuring Velocity of Shear Wave (전단파 속도계측에 의한 구조물 강도추정 실용화 연구)

  • Park, Eunchurn;Choi, Jun-Seong;Lee, Han-Gu;Yoon, Jong-Ku
    • 한국방재학회:학술대회논문집
    • /
    • 2011.02a
    • /
    • pp.162-162
    • /
    • 2011
  • 표면파 속도 측정은 근래 토목분야에서는 비파괴 지반조사기법으로 활용되고 있다. 최근에는 디지털 신호처리기술의 발달과 함께, 더욱 정확해진 자료분석 알고리즘을 통하여 표면파 탐사관련 기술이 향상되어 3차원의 공간연속적인 시험이 가능해졌다. 본 연구는 표면파의 분산 특성을 이용하여 콘크리트 구조물의 깊이별 강성평가를 하는 SASW(Spectral Analysis of Surface Waves)기법과 STFT(Short time Fourier Transform)과 HWT(Harmonic Wavelet Transform)를 이용한 주파수영역에서의 공진주파수를 통한 부재평가 기법인 IE(Impact Echo)기법을 이용하여 대상부재의 강도평가를 수행하기 위한 시제품 개발을 수행하였다. 시제품은 메인프레임과 2개의 센서로 이루어져 측정을 수행하며 측정장치와 DAQ장치 및 S/W로 구성되어 있다. 메인프레임의 진동특성영향을 제거하기 위하여 2개의 센서는 프레임과 띄움구조로 설계하였고 센싱하는 위치는 대상 재료의 밀착되어 계측할 수 있도록 설계하였다. 탄성파를 계측하여 대상 재료의 깊이별 측정된 표면파의 속도를 계측하며 개발된 시제품의 구조물별 적용성 평가를 위한 실험을 수행하였고 평균 표면파 속도를 통해 추정한 콘크리트 두께와 결함 및 강도 추정의 적용성을 평가하였다. 시제품을 이용해 시험콘크리트 표면파를 측정한 결과 SASW기법을 이용하여 깊이에 대한 위상속도 분포와 IE기법의 결과로 개발된 시제품의 합리적 적용성이 평가되었다. 그러나 재료의 강도추정에 있어서는 각각 알고리즘의 주파수분석 요소들에 의해 변동되는 경향을 보여 추후 많은 테스트를 통해 속도-강도 추정의 회귀곡선식을 S/W에 탑재시키고 다양한 방법으로 조합하는 알고리즘으로 신뢰성있는 강도추정을 위한 알고리즘을 개발하여야 한다.

  • PDF

SC-FDE Design to Cope with Narrow Band Jammer (협대역 재머 대응을 위한 SC-FDE 구조 설계)

  • Ju, So-young;Jo, Sung-mi;Yu, Jeonghoon;Jeong, Eui-rim
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2017.10a
    • /
    • pp.614-616
    • /
    • 2017
  • In this paper, based on the conventional SC-FDE structure, we propose a new SC-FDE structure to cope with narrow band jammer. In the conventional SC-FDE structure, channel estimation is performed in the time domain. When a narrow band jammer exists, time-domain channel estimation is very difficult due to high power jamming interference, which degrades receiver performance. To relieve from this problem, a new SC-FDE frame is proposed to enable channel estimation under narrow band jamming environments. In this paper, we proposed a modified SC-FDE structure that can perform channel estimation in the frequency domain, and verified the performance via computer simulation.

  • PDF

Performance Evaluation of Channel Estimation for WCDMA Forward Link with Space-Time Block Coding Transmit Diversity (시공간 블록 부호 송신 다이버시티를 적용한 WCDMA 하향 링크에서 채널 추정기의 성능 평가)

  • 강형욱;이영용;김용석;최형진
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.6A
    • /
    • pp.341-350
    • /
    • 2003
  • In this paper, we evaluate the performance of a moving average (MA) channel estimation filter when space-time block coding transmit diversity (STBC-TD) is applied to the wideband direct sequence code division multiple access (WCDMA) forward link. And we present the infinite impulse response (IIR) filter scheme that can reduce the required memory buffer and the channel estimation delay time. This paper also compares the performance between MA filter scheme and IIR filter scheme in various Rayleigh fading channel environments through the bit error rate (BER) and the frame error rate (FER). Extensive computer simulation results show that transmission with STBC-TD provides a significant gain in performance over no transmit diversity technique, particularly at pedestrian speeds. If STBC-TD technique is employed in the channel estimator based on MA filter, it provides considerable performance gains against Rayleigh fading and reduces the optimum filter tap number. Consequently, the channel estimation delay time and the complexity of the receiver are reduced. In addition, the channel estimator based on IIR filter has the advantages such as little memory requirement and no delay time compared to the MA scheme. However, IIR filter coefficients is very sensitive to the mobile speed change and it exerts a serious influence upon the performance. For that reason, it is important to set uP the optimum IIR filter coefficients.

Performance evaluation for the channel estimation of LMS adaptive algorithm using pilot symbols for IMT-2000 system (IMT-2000 시스템의 파일럿 심볼을 이용한 LMS 적응형 채널추정 알고리즘의 성능 평가)

  • 구제길;최형진
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.12A
    • /
    • pp.1836-1842
    • /
    • 2000
  • 이 논문은 레일레이 감쇄 채널 환경에서 IMT-2000 파일럿 심볼 구조의 W-CDMA 시스템 역방향 링크의 채널 추정에 관한 LMS 적용형 알고리즘 성능을 WMSA(Weighted Multi-Slot Averaging)(K=1,2,3), 일정 추정이득 (Constant estimation gain) 및 RLS 알고리즘 성능과 비교 분석하였다. 이 논문의 모형은 IMT-2000 3GPP 규격의 W-CDMA 채널 구조, 변조 및 파일럿 패턴을 이용하였다. 파일럿 심볼 위치의 채널추정은 LMS 알고리즘을 이용하고 데이터 심볼 위치의 채널보상은 선형 보간으로 수행하였다. 저속 도플러 주파수에서는 WMSA(K=1,2,3) 성능이 일정 추정이득, RLS 및 LMS 적응형 알고리즘 성능보다 우수하며, WMSA(K=1) 성능의 경우 일정 추정이득, RLS 및 LMS 적응형 알고리듬 성능과는 큰 차이가 없다. 그리고 LMS 알고리즘 성능은 WMSA(K=1) 성능과 매우 비슷한 결과를 얻었다. 그러나 도플러 주파수가 고속화될수록 LMS 알고리즘의 성능이 WMSA(K=1), 일정 추정이득 및 RLS 알고리즘 성능보다 우수함을 확인하였다.

  • PDF

Damage Detection in a Beam Structure Using Modal Strain Energy (빔 구조물의 모달 변형에너지를 이용한 손상탐지)

  • 박수용;최상현
    • Journal of the Computational Structural Engineering Institute of Korea
    • /
    • v.16 no.3
    • /
    • pp.333-342
    • /
    • 2003
  • The objective of this paper is to present an algorithm to locate and size damage in a beam structure. The method uses the changes in the modal strain energy distribution. A damage index, utilized to identify possible location and corresponding severity of local damage, is formulated and expressed in terms of modal displacements that can be obtained from mode shapes of the undamaged and the damaged structures. The possible damage locations in the structure arc determined by the application of damage indicator according to previously developed decision rules. The robustness and effectiveness of the method arc demonstrated using numerical examples of beam structures with simulated damage.

Efficient SAD Processor for Motion Estimation of H.264 (H.264 움직임 추정을 위한 효율적인 SAD 프로세서)

  • Jang, Young-Beom;Oh, Se-Man;Kim, Bee-Chul;Yoo, Hyeon-Joong
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.2 s.314
    • /
    • pp.74-81
    • /
    • 2007
  • In this paper, an efficient SAD(Sum of Absolute Differences) processor structure for motion estimation of H.264 is proposed. SAD processors are commonly used both in full search methods for motion estimation and in fast search methods for motion estimation. Proposed structure consists of SAD calculator block, combinator block, and minimum value calculator block. Especially, proposed structure is simplified by using Distributed Arithmetic for addition operation. The Verilog-HDL(Hard Description Language) coding and FPGA(Field Programmable Gate Array) implementation results for the proposed structure show 39% and 32% gate count reduction in comparison with those of the conventional structure, respectively. Due to its efficient processing scheme, the proposed SAD processor structure can be widely used in size dominant H.264 chip.

The Combined Method of Structure Selection and Parameter Identification of Equations of Motion to Analyze the Model Tests of a Submerged Body (몰수체 모형 시험 해석을 위한 운동방정식의 구조 선택 및 계수 식별 결합법)

  • C.K. Kim
    • Journal of the Society of Naval Architects of Korea
    • /
    • v.35 no.2
    • /
    • pp.20-28
    • /
    • 1998
  • To accurately predict the motion of a submergible, the nonlinear structure of dynamic model should be selected and corresponding parameters should be estimated using model test. Providing the model structure, only the values of parameters are unknown and the estimation can thus be formulated as a standard least square problem. Unfortunately, the nonlinear model structure of submersibles is rarely known a prior and method of model structure determination from measurement data of model test should be developed and included as a vital part of the estimation procedure. In this study, the well-known linear least square algorithm for the analysis of model tests and a way to measure the goodness are reviewed, and the identification algorithm based on an orthogonal decomposition method of Gram-Schmidt is extended to combine structure selection and maneuvering coefficients estimation in a very simple and efficient manner. Finally, the efficiency of this algorithm is verified by using simulation and applying to the analysis of model test of a submerged body. As a result, it was verified that this combined method might be very erective in selecting the structure of dynamic model estimating the maneuvering coefficients from measurement fiat of model test.

  • PDF

Bayesian Reliability Estimation for the Multi-Processor Systems with Multiport Memory Interconnection Networks Structure (다중포트 기억 상호연결 네트워크 구조를 하는 다중프로세서 시스템의 베이지안 신뢰도 추정)

  • 조옥래
    • Journal of the Korea Society of Computer and Information
    • /
    • v.4 no.1
    • /
    • pp.68-75
    • /
    • 1999
  • In this paper, we propose a Baysian method estimating system reliability which is more effective and precise than conventional methods using prior information. This technique estimates system reliabilities that an entire system and multiprocessing system is normally working in multiprocessor system and multiple port connected memory architecture. The reason is why internetwork with multiprocessor system is mainly connected as multiple bus structure, crossbar switching structure and multiport connected memory structure.

  • PDF