1 |
Mergens M, Wilkening W, Mettler S, Wolf H, Stricker A, Fichtner W, "Analysis of lateral DMOS power devices under ESD stress conditions", IEEE Trans Electron Devices, 47(11), pp.2128-2137, 2000.
DOI
|
2 |
Dabral S, Maloney T, "Basic ESD and I/O Design", John Wiley & Sons, 1998.
|
3 |
Jeon B-C, Lee S-C, Oh J-K, Kim S-S, Han M-K, Jung Y-I, Kim K-H, "ESD characterization of grounded-gate NMOS with 0.35 lm/18 V technology employing transmission line pulser (TLP) test", In Proceedings of the EOS/ESD symposium, pp.362-372, 2002.
|
4 |
Kim K-H, Jung, Y-I, Shim, J-S, So H-T, Lee J-H, Hwang L-Y, Park J-W, "Illumination of double snapback mechanism in high voltage operating grounded gate extended drain N-type metal-oxide-semiconductor field effects transistor electro-static discharge protection devices", Japanese journal of applied physics, 43(10), pp.6930-6936, 2004.
DOI
|
5 |
Chatterjee A, Polgreen T, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads", IEEE Electron Device Lett., 12(1), pp.21-22, 1991.
DOI
|
6 |
Lee J-H, Shih J-R, Tang C-S, Liu K-C, Wu Y-H, Shiue R-Y, T-C. Ong, Y'-K Peng, J-T Yue,"Novel ESD protection structure with embedded SCR LDMOS for smart power technology", In Proceedings of the IEEE 40th annual international reliability physics symposium, pp.156-161, 2002.
|
7 |
Ker M-D, Chang H-H, Wu C-Y, "A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's", IEEE J Solid-State Circuits, 32(1), pp.38-51, 1997.
DOI
|
8 |
Lai C-H, Liu M-H, Su S, Lu T-C, Pan S, "A novel gate-coupled SCR ESD protection structure with high latchup immunity for high-speed I/O pad", IEEE Electron Device Lett., 25(5), pp.328-330, 2004.
DOI
|
9 |
Ker MD, "Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology", IEEE Trans Electron Dev., 45(4), pp.849-860, 1998.
DOI
|
10 |
Mergens M, Russ C, Verhaege K, Armer J, Jozwiak P, Mohn R, "High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation", In Proceedings of the EOS/ESD symposium, pp.14-21, 2002.
|
11 |
Streibl M, Esmark K, Sieck A, Stadler W, Wendel M, Szatkowski J, Gobner H, "Harnessing the base-pushout effect for ESD protection in bipolar and BiCMOS technologies", In Proceedings of the EOS/ESD symposium, pp.73-82, 2002.
|
12 |
Kim K-H, Seo Y-J, "Electronic discharge (ESD) protection of N-type silicon controlled rectifier with P-type MOSFET pass structure for high voltage operating I/O application", Microelectronics Reliability, 53(2), pp.205-207, 2013.
DOI
|