Browse > Article

A Study on Low Phase Noise Frequency Synthesizer Design for Satellite Terminal  

Ryu, Joon-Gyu (한국전자통신연구원 위성방통융합연구팀)
Oh, Deock-Gil (한국전자통신연구원 위성방통융합연구팀)
Hong, Sung-Yong (충남대학교 전파공학과 RF 기술연구실)
Publication Information
Journal of Satellite, Information and Communications / v.6, no.1, 2011 , pp. 45-49 More about this Journal
Abstract
In this paper, we present the high resolution and low phase noise frequency synthesizer for satellite terminal. To improve the phase noise of frequency synthesizer, we analyze how the configuration of frequency synthesizer affect the phase noise. The implemented frequency synthesizer reduce the phase noise and show the high resolution. The output power of this frequency synthesizer is over -2dBm in 950~1450MHz and the phase noise of the -101dBc/Hz at 10kHz frequency offset.
Keywords
Frequency synthesizer;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 양승식, 이종환, 염경환 "PLL 주파수 합성기를 이용한 새로운 주파수 변조 회로 설계 및 제작", 한국전자파학회논문지, 제15권 제6호, pp. 599-607, 2004.
2 Mike Curtin, Paul O'Brien, "Phase-Locked Loops for High-Frequency Receivers and Transmitters-Part 2", Analog Device application note, 1999.
3 심용섭, 이일규, 이용우, 오승엽, "초 광대역에 적용 가능한 저위상 잡음 PLL 설계에 관한 연구", 통신위성우주산업연구회논문지 제5권 제1호
4 http://www.satlabs.org,"IDU transmit chain analogue electronics specification, ver1.0"