1 |
M. Ionica and D. Gregg, : The Movidius Myriad Architecture's Potential for Scientific Computing. IEEE Micro. 35. 1-1, (2015)
DOI
|
2 |
Huawei GPU Turbo Technology Research. [Online] Available: https://www.researchgate.net/publication/336890831_Huawei_GPU_Turbo_Technology_Research. (2019)
|
3 |
A Coarse Grain Reconfigurable Array (CGRA) for Statically Scheduled Data Flow Computing. [Online]. Available: https://wavecomp.ai/wpcontent/uploads/2018/12/WP_CGRA.pdf. (2018)
|
4 |
W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. Amarasinghe : Space-time scheduling of instruction-level parallelism on a raw machine. SIGOPS Oper. Syst. Rev. 32, 5, 46-57 (1998)
DOI
|
5 |
J. L. Lo and S. J. Eggers : Improving balanced scheduling with compiler optimizations that increase instruction-level parallelism. SIGPLAN Not. 30, 6, 151-162, (1995)
DOI
|
6 |
N. P. Jouppi and D. W. Wall : Available instruction-level parallelism for superscalar and superpipelined machines. SIGARCH Comput. Archit. News 17, 2, 272-282, (1989)
DOI
|
7 |
I. Sung, J. A. Stratton and W. W. Hwu : Data layout transformation exploiting memory-level parallelism in structured grid many-core applications. International Conference on Parallel Architectures and Compilation Techniques. 513-522. (2010)
|
8 |
M. E. Wolf and M. S. Lam : A data locality optimizing algorithm. In Proceedings of the ACM SIGPLAN conference on Programming language design and implementation, 30-44. (1991)
|
9 |
K. S. McKinley, S. Carr, and C.W. Tseng : Improving data locality with loop transformations. ACM Trans. Program. Lang. Syst. 18, 4, 424-453, (1996)
DOI
|
10 |
E. Flamand, V. Bonnot, D. Rossi, F. Conti, I. Loi, A. Pullini, F. Rotenberg, L. Benini : GAP-8: A RISC-V SoC for AI at the Edge of the IoT. International Conference on Application-specific Systems, Architectures and Processors, pp. 1-4. (2018)
|
11 |
A. Pullini, D. Rossi, I. Loi, G. Tagliavini and L. Benini : Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing. IEEE Journal of Solid-State Circuits, vol. 54, no. 7, pp. 1970-1981, (2019)
DOI
|
12 |
Whitepaper, NVIDIA's Next Generation CUDA Compute Architecture: Fermi. [Online] https://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf
|
13 |
D. Cho, S. Pasricha, I. Issenin, N. D. Dutt, M. Ahn and Y. Paek : Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 4, pp. 554-567, April (2009)
DOI
|
14 |
Y. Kim, J. Lee, A. Shrivastava, J. W. Yoon, D. Cho and Y. Paek : High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures. in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 11, pp. 1599-1609, Nov. (2011)
DOI
|
15 |
J Cho, D Cho : Development of a Prototyping Tool for New Memory Subsystem. International Journal of Internet, Broadcasting and Communication, 11 (1), pp. 69-74, (2019)
DOI
|
16 |
B. Rau : Iterative modulo scheduling. HP Laboratories Technical Report, HPL94115, (1995)
|
17 |
D. Lavery and W. Hwu : Unrolling-Based Optimizations for Modulo Scheduling. Proceedings of the 28th annual international symposium on Microarchitecture, pp.327-337, (1995)
|
18 |
J. Cho, J. Lee, D. Cho : Efficient memory design for medical database. Basic & Clinical Pharmacology & Toxicology, 125, pp. 198, (2019)
|
19 |
D Cho : Technology of the next generation low power memory system. International Journal of Internet, Broadcasting and Communication, 10 (4), pp. 6-11, (2018)
DOI
|
20 |
J Cho, D. Cho, Y Kim : Study on LLVM application in Parallel Computing System. The Journal of the Convergence on Culture Technology (JCCT), 5 (1), pp. 395-399, (2019)
DOI
|
21 |
J Cho, JM Youn, D Cho : An Automatic Array Distribution Technique for Multi-Bank Memory of High Performance IoT Systems. World, 3 (1), pp. 15-20, (2019)
|
22 |
J Youn, D Cho : A spill data aware memory assignment technique for improving power consumption of multimedia memory systems. Multimedia Tools and Applications, 78 (5), pp. 5463-5478, (2019)
DOI
|
23 |
Cho D., Ravi A., Uh GR., Paek Y. : Instruction Re-selection for Iterative Modulo Scheduling on High Performance Multi-issue DSPs. (2006)
|
24 |
Cho, D. : A Study on software performance acceleration for improving real time constraint of a VLIW type Drone FCC. Journal of the Korean Society of Industry Convergence, 20(1), 1-7. (2017)
DOI
|
25 |
Hyun-Seok Sim, Ho-Young Bae, Du-Beum Kim, Sung-Hyun Han. : A Study on Flexible Control and Design of Robot Hand Fingers with Eight Axes for Smart Factory. Journal of the Korean Society of Industry Convergence, 21(4), 183-189. (2018)
DOI
|