1 |
J. J. Kim, K. C. Cho, and J. W. Kim, "Medical Information Processing System based on Wireless Network using RFID", Journal of the Korea Society Industrial Information System, Vol 11, No. 4, pp.1-9.
|
2 |
S. C. Ko and J. W. Jung, "A Design of All-Digital QPSK Demodulator for High-Speed Wireless Transmission Systems", Journal of the Korea Society Industrial Information System, Vol 8, No. 1, pp.83-91
|
3 |
Y. H. Park and S. Y. Lee, "Development of 1Gbps SNMP Optical Transmitter/Receiver System based on 1 Core Ring-type WDM PON", Journal of the Korea Society Industrial Information System, Vol 11, No. 3, pp.82-89
|
4 |
S. Park, K. Choi, J. Shin, J. Sim and H. Park, "A Single-Data-Bit Blind Oversampling Data-Recovery Circuit With an Add-Drop FIFO for USB2.0 High-Speed Interface", IEEE Transaction on Circuits and Systems II, Vol 552, No. 2 pp. 156-160, Feb. 2008.
|
5 |
B. Razavi, "Challenges in the Design of High-Speed Clock and Data Recovery Circuits", IEEE Communications Magazine, Aug. 2002, pp. 94-101.
|
6 |
S-H. Lee, M.-S. Hwang et al, "A 5-Gb/s 0.25- CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit," IEEE J. Solid-State Circuits, Vol 37, No. 12, Dec. 2002, pp. 1822-1830
DOI
|
7 |
S-H. Lee, M.-S. Hwang et al, "A 5-Gb/s 0.25- CMOS Jitter-Tolerant Variable Interval Oversampling Clock/Data Recovery Circuit," ISSCC Dig., 2002, paper 15.5
|
8 |
H.-R Lee et al., "A 1.2-V-only 900-mW 10 Gb Ethernet Transceiver and XAUI interface with robust VCO tuning technique", IEEE Journal of Solid-State Circuits, Vol 40, No. 11, pp. 2148-2158, Nov. 2005.
DOI
ScienceOn
|
9 |
J. Lee, B. Razavi, "A 40-Gb/s clock and data recovery circuit in 0.18- CMOS technology," IEEE J. Solid-State Circuits, Vol 38, No. 12, Dec 2003, pp. 2181-2190
DOI
|
10 |
J. Kim, D-K. Jeong, "Multi-Gigabit-Rate Clock and Data Recovery Based on Blind Oversampling," IEEE Communications Mag., Dec. 2003, pp. 68-74
|