1 |
Tae-Hwan Kim, Jin-Wan Kim, and Hoon Chang,"MLC NAND-type Flash Memory Built-In Self Test for research",Journal of the Institute of Electronics Engineers of Korea, Vol. 3, pp.61-72, April, 2014
|
2 |
Keun-hyung kim, Myung-Kyun Kim, Chan-Oh Jung, "Fault Test Algorithm for MLC NAND-type Flash Memory",Journal of the Institute of Electronics Engineers of Korea, Vol. 4, pp. 26-33, 2012.
|
3 |
S. Lai, "Tunnel oxide and ETOXtm flash scaling limitation," in Tech. Dig. of Int'l NonVolatile Memory Technology Conference, pp. 6-7, 1998.
|
4 |
A. Thean and J.-P. Leburton, "Flash memory: towards singleelectronics," IEEE Potentials, pp. 35-41, October 2002.
|
5 |
S. J. Baik, S. Choi, U.-I. Chung, and J. T. Moon, "High speed and nonvolatile Si nanocrystal memory for scaled flash technology using highly field-sensitive tunnel barrier," IEDM Tech. Dig., pp. 545-548, 2003.
|
6 |
In Su Cho, and Shim Il Lim, "Implement of a High Speed Comparator for High Speed Automatic Test Equipment", Journal of the Korea Industrial Information System Society Vol. 19, No. 3, 2014.
|
7 |
Jun Seo Lee, Whan Woo Kim, and Ji Hoon Kim, "Development of FPGA-based failure detection equipment for SMART T TV embedded camera",Journal of the Korea Industrial Information System Society, Vol. 18, No. 5, pp.45-50, 2013
DOI
|
8 |
Jong Sik Hyun, Youn Gyearl Han, "Error Correcting Technique with the Use of a Parity CHeck Bit", Proceeding of the Korea Society for Industrial Systems Conference, pp. 137-146, 1997.
|