1 |
C.H. Kees and van Berkel, "Handshake ciruits: an intermediary between communi- cating processes and VLSI," Ph.D.Thesis, Eindhoven University of Technology, 1992.
|
2 |
Kyung Ki Kim, "Design and Implementation of low power ALU based on NCL (Null Convention Logic)," Journal of the Korea Industrial Information System Society , V.18, No.5, pp. 59-65, 2013.
과학기술학회마을
DOI
ScienceOn
|
3 |
박영수, 박인학, "비동기회로 및 시스템 설계," 전자통신동향분석, 13권, pp 41-51, 1998
|
4 |
Woo Hun Hong, Kyung Ki Kim, "Design of Ultra Low-Voltage NCL Circuits in Nanoscale MOSFET Technology," Journal of the Korea Industrial Information System Society , V.17, No.4, pp. 17-23, 2012.
과학기술학회마을
DOI
ScienceOn
|
5 |
W. Hardt and B. Kleinjohan, "FLYSIG: dataflow oriented delay-insensitive pro- cessor for rapid prototyping of signal processing," Proceedings of the Ninth International Workshop on Rapid System Prototyping, pp. 41-136, 1998.
|
6 |
Scott C. Smith, Jia Di, "Designing Asynchronous Circuits using NULL Convention Logic (NCL)," Morgan & Claypool Publishers, 2009.
|
7 |
F. A. Parsan, W. K. Al-Assadi, S. C. Smith, "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits," IEEE Tran. On VLSI Systems, Vol. 22, Issue 1, pp.99-112, Jan. 2014.
DOI
|
8 |
S. Yancey and S. C. Smith, "A Differential Design for C-elements and NCL Gates," IEEE Int. Midwest Sym. on Circuits ans Systems (MWSCAS), pp.632-635, Aug. 2010.
|
9 |
F. A. Parsan and S. C. Smith, "CMOS Implementation Comparison of NCL Gates," IEEE/IFIP Int. Conf. on VLSI and System-on_Chip (VLSI-SoC), pp.41-45, Oct. 2012.
|
10 |
F. A. Parsan and S. C. Smith, "CMOS Implementation of Static Threshold Gates with Hysteresis: A New Approach," IEEE Int. Midwest Sym. on Circuits ans Systems (MWSCAS), pp.394-397, Aug. 2012.
|