Browse > Article
http://dx.doi.org/10.9723/jksiis.2014.19.1.061

A new interfacing circuit for low power asynchronous design in sensor systems  

Ryu, Jeong Tak (대구대학교 전자전기공학부)
Hong, Won Kee (대구대학교 정보통신공학부)
Kang, Byung Ho (대구대학교 전자공학과)
Kim, Kyung Ki (대구대학교 전자전기공학부)
Publication Information
Journal of Korea Society of Industrial Information Systems / v.19, no.1, 2014 , pp. 61-67 More about this Journal
Abstract
Conventional synchronous circuits in low power required systems such as sensor systems cannot only satisfy the timing requirement of the low voltage digital systems, but also they may generate wrong outputs under the influence of PVT variations and aging effects. Therefore, in the reliable ultra-low power design, asynchronous circuits have recently been reconsidered as a solution for scaling issues. However, it is not easy to totally replace synchronous circuits with asynchronous circuits in the digital systems, so the interfacing between the synchronous and asynchronous circuits is indispensable for the digital systems. This paper presents a new design for interfacing between asynchronous circuits and synchronous circuits, and the interface circuits are applied to a $4{\times}4$ multiplier logic designed using 0.11um technology.
Keywords
Asynchronous circuit; Synchronous circuit; Interfacing circuit; NCL logic;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 J. Kessels and R. Marston, "Designing Asynchronous Standby Circuits for a Low-Power Pager," Proc. of the IEEE, Vol.87, No.2, Feb. 1999, pp.257-267.   DOI   ScienceOn
2 I. Sutherland and S. Fairbanks, "Gasp; a Minimal FIFO Control," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, 2001, pp.46-53.
3 M. Singh and S. M. Nowick, "MOUSET-RAP: High-speed Transition-signaling Asynchronous Pipelines," IEEE Trans. on VLSI Systems, Vol.15, No.6, June 2007, pp.684-698.   DOI   ScienceOn
4 S. Schuster and P. Cook, "Low-power Synchronous-to-asynchronous-to-synchronous Interlocked Pipelined CMOS Circuits Operating at 3.3-4.5 GHz," IEEE J. of Solid-State Circuits, Vol.38, No.4, Apr. 2003, pp.622-630.   DOI   ScienceOn
5 L.S. Nielsen and J. Sparso, "Designing Asynchronous Circuits for Low Power: an IFIR Filter Bank for a Digital Hearing Aid," Proc. of the IEEE, Vol.87, No.2, Feb. 1999, pp.268-281.   DOI   ScienceOn
6 H.Van Gageldonk et al., "An Asynchronous Low-power 80c51 Microcontroller," Proc. International Symposium Advanced Research in Asynchronous Circuits and Systems, 1998, pp. 96-107.
7 Roig, Formal Verification and Testing of Asynchronous Circuits, Ph.D. Dissertation, Universitat Politecnica de Catalunya, May 1997.
8 J. Spars and S. Furber, "Principles of Asynchronous Circuit Design: a System Perspective," Kluwer Academic Publishers, 2001.
9 Kyung Ki Kim, "Design and Implementation of low power ALU based on NCL (Null Convention Logic)," J Korea Industr Inf Sys Res, V. 18, No. 5, pp.1-8, Oct. 2103.   과학기술학회마을   DOI   ScienceOn
10 Woo Hun Hong, Kyung Ki Kim, "Design of Ultra Low-Voltage NCL Circuits in Nanoscale MOSFET Technology," J Korea Industr Inf Sys Res, V. 17, No. 4, pp.1-8, Aut. 2102.   과학기술학회마을   DOI   ScienceOn