Browse > Article
http://dx.doi.org/10.9723/jksiis.2013.18.6.031

Newton-Raphson's Double Precision Reciprocal Using 32 bit multiplier  

Cho, Gyeong-Yeon (부경대학교 IT융합응용공학과)
Publication Information
Journal of Korea Society of Industrial Information Systems / v.18, no.6, 2013 , pp. 31-37 More about this Journal
Abstract
Modern graphic processors, multimedia processors and audio processors mostly use floating-point number. High-level language such as C and Java use both single precision and double precision floating-point number. In this paper, an algorithm which computes the reciprocal of double precision floating-point number using a 32 bit multiplier is proposed. It divides the mantissa of double precision floating-point number to upper part and lower part, and calculates the reciprocal of the upper part with Newton-Raphson algorithm. And it computes the reciprocal of double precision floating-point number with calculated upper part reciprocal as the initial value. Since the number of multiplications performed by the proposed algorithm is dependent on the mantissa of floating-point number, the average number of multiplications per an operation is derived from some reciprocal tables with varying sizes.
Keywords
Double precision floating-point number; Newton-Raphson algorithm; Reciprocal; Variable latency;
Citations & Related Records
연도 인용수 순위
  • Reference
1 V. Lappalainen, et al, "Overview of Research Efforts on Media ISA Extension and their Usage in Video Coding," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 12, pp. 660-670, 2002.   DOI   ScienceOn
2 R. B., Lee, "Multimedia extensions for general purpose processor," Signal Processing Systems, SIPS 97 - Design and Implementation, IEEE Workshop, pp. 9-23, 1997.
3 S. F. McQuillan, J. V. McCanny, and R. Hamill, "New Algorithms and VLSI Architectures for SRT Division and Square Root," Proc. 11th IEEE Symp. Computer Arithmetic, IEEE, pp. 80-86, 1993.
4 D. L. Harris, S. F. Oberman, and M. A. Horowitz, "SRT Division Architectures and Implementations," Proc. 13th IEEE Symp. Computer Arithmetic, Jul. 1997.
5 S. F. Oberman and M. J. Flynn, "Design Issues in Division and Other Floating Point Operations," IEEE Transactions on Computer, Vol. C-46, pp. 154-161, 1997.
6 W. F. Wong, et al, "Fast Hardware Based Algorithms for Elementary Function Computations Using Rectangular Multiplier," IEEE Transactions on Computers, Vol. 43, No. 3, pp. 278-294, Mar. 1994.   DOI   ScienceOn
7 T. Brightman, "Advancing the standard in floating point performance," High Perform., Syst., pp 59-64. Nov. 1989.
8 Metin Mete Ozbilen, Mustafa Gok, "A Single/ Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications," International Conference on Electrical and Electronics Engineering, 2009, Vol. 2, pp 352-356, Nov. 2009.
9 김성기, 조경연, "가변시간 뉴톤-랍손 부동소수점 역수 계산기," 정보처리학회논문지 제12-A권, pp. 95-102, April, 2005.
10 IEEE, IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Standard, Std. 754-1985.
11 Secure Hash Standards, Federal Information Processing Standards Publication 180-3, http://www.itl.nist.gov/fipspubs, Oct. 2008.
12 D. DasSarma and D. Matula, "Measuring and Accuracy of ROM Reciprocal Tables," IEEE Transactions on Computer, Vol.43, No. 8, pp. 932-930, Aug. 1994.   DOI   ScienceOn