1 |
Kyungho Ryu; Dong-Hoon Jung; Seong-Ook Jung, "A DLL With Dual Edge Triggered Phase Detector for Fast Lock and Low Jitter Clock Generator,"IEEE Transactions on Circuits and Systems I Regular Papers Volume. 59 PP. 1860 - 1870, Sept. 2012.
DOI
ScienceOn
|
2 |
Hwang. S, Kim, K.-M. ; Kim. K, Kim. C., "A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor,"IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Issue: 99 ,PP.1 - 5 , Apr 2012
|
3 |
Seung-Jun Bae; Hyung-Joon Chi;Park, H.-J., "A VCDL-based 60-760-MHz dual-loop DLL with infinite phase-shift capability and adaptive-bandwidth scheme," IEEE Journal of Solid-State Circuits , PP.1119 - 1129, May 2005
|
4 |
Ng, H.J.; Stuhlberger, R.; Maurer, L.; Sailer, T.; Stelzer, A. "Low Phase Noise 77-GHz Fractional-N PLL with DLL-based Reference Frequency Multiplier for FMCW Radars," European Microwave Integrated Circuits Conference (EuMIC) PP.196 - 199 , 2011
|
5 |
Pu Xiao; Abraham, J.; Thomsen, A.; Nagaraj, K. "A novel fractional-N PLL based on a simple reference multiplier," International Midwest Symposium on Circuits and Systems (MWSCAS), PP.1-4 ,2011
|
6 |
Woojae Lee; SeongHwan Cho ,"A 2.4-GHz Reference Doubled Fractional-N PLL with Dual Phase Detector in 0.13- CMOS," International Symposium on Circuits and Systems (ISCAS), PP. 1328 - 1331, 2010
|
7 |
Sunghwa Ok; Kyunghoon Chung ,"An Antiharmo nic, Programmable, DLL-Based Frequency Mult iplier for Dynamic Frequency Scaling," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, PP. 1130 - 1134 , 2010
|
8 |
Chulwoo Kim; In-Chul Hwang; Sung-Mo Kang, "A low-power small-area -ps -jitter 1-GHz DLL-based clock generator," IEEE Journal of Solid-State Circuits, PP. 1414-1420 , 2002
|