1 |
K. Pagiamtzis and A. Sheikholeslami, "Content-Addressable Memory (CAM) Circuits and Architectures : A Tutorial and Survey" IEEE J, Solid-State Circuits, Vol. 41, no. 3, pp 712-727, March 2006.
DOI
ScienceOn
|
2 |
Debasis Mukherjee, Hemanta Kr. Mondal and B.V.R.Reddy, "Static Noise Margin Analysis of SRAM Cell for High Speed Application" IJCSI, Vol. 7, Issue 5, September 2010.
|
3 |
Ajay Gadhe and Ujwal Shirode, "Read stability and Write ability analysis of different SRAM cell structures" IJERA, Vol. 3, Issue 1, pp.1073-1078, 2013.
|
4 |
J. Wang, S. Nalam, and B. H. Calhoun, "Analyzing static and dynamic write margin for nanometer SRAMs" ISLPED, January. 1, 2008.
|
5 |
박홍준, CMOS 디지털 집적회로 설계, 홍릉과학출판사, 2008.
|
6 |
Sampath Kumar, Arti Noor, Brajesh Kumar Kaushik and Brijesh Kumar, "Design of Ternary Content Addressable Memory (TCAM) with 180nm" ICDeCom, pp 1-5, 2011.
|
7 |
M. M. Hasan, A.B.M.H. Rashid, M.M. Hussain, "A Novel Match-line Selective Charging Scheme for High-Speed, Low-Power and Noise-Tolerant Content-Addressable Memory" ICIAS, pp 1-4, 2010.
|