1 |
김신효, 강유성, 정병호, 정교일, "u-센서 네트워크 보안 기술 동향," 전자통신동향 분석, Vol. 20, No. 1 pp. 93-99, 2005. 2월.
과학기술학회마을
|
2 |
주학수, 주홍돈, 김승주, "고속 암호연산 프로세서 개발 현황", 정보보호학회지, 제 12권, 제 3호, pp. 48 - 56, 2002. 6.
|
3 |
NIST, Data Encryption Standard(DES), FIPS 46, 1977.
|
4 |
A.J. Menezes, P.C. vanOorschot, and S.A. Vanstone, Handbook of Applied Cryptography, CRC Press, 1997.
|
5 |
R.L. Rivest, M. Robshaw, R. Sidney, and Y. Yin, "The RC6 Block Cipher," First Advanced Encryption Standard (AES) Conference, 1998.
|
6 |
R.L. Rivest, The MD5 Message Digest Algorithm, RFC 1321.
|
7 |
J.R. Goodman, Energy Scalable Reconfigurable Cryptographic Hardware for Portable Applications, PhD thesis, MIT, 2000.
|
8 |
김창훈, 김태호, 홍춘표, "GF(2m)상의 고속 타원곡선 암호 프로세서", 한국정보과학회 논문지 A - 시스템 및 이론 , Vol. 34, No. 3, pp. 113-123, April 2007
과학기술학회마을
|
9 |
C.H. Kim, S. Kwon, and C.P. Hong, "FPGA implementation of high performance elliptic curve cryptographic processor over ", Journal of Systems Architecture, Vol. 54, pp. 893-900, August 27, 2008.
DOI
ScienceOn
|
10 |
김창훈, 이남곤, 권순학, 홍춘표, "유한체 GF(2m) 의 응용을 위한 새로운 나눗셈 회로," 한국정보처리학회 논문지 A, Vol.12-A, No.3, June. 2005.
과학기술학회마을
DOI
ScienceOn
|
11 |
송영석, 박성모, 김영민, "저가형 시스템을 위한 소프트웨어 SPI 통신 프로토콜구현", 한국멀티미디어학회 춘계학술발표대회, Vol. 12, No. 1, pp. 260-262, 2009
|
12 |
K. Gaj and P. Chodowiec, "Comparison of the Hardware Performance of the AES Candidates using Reconfigurable Hardware," The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13-14, 2000.
|
13 |
A. Dandalis et al., "A Comparative Study of Performance of AES Candidates Using FPGA's," The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13-14, 2000.
|
14 |
A.J. Elbirt et al., "An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists," The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, April 13-14, 2000.
|
15 |
F. X. Standaert et al., "A Methodology to Implement Block Ciphers in Reconfigurable Hardware and its Application to Fast and Compact AES Rijndael," The Field Programmable Logic Array Conference, Monterey, California , pp.216-224, 2003.
|
16 |
McEvoy R.P, Crowe F.M, Murphy C.C, Marnane W.P, "Optimisation of the SHA-2 family of hash functions on FPGAs", Emerging VLSI Technologies and Architectures, IEEE Computer Society Annual Symposium, Vol. 00, pp. 2-3, 2006.
|
17 |
K. K. Ting, S. C. L. Yuen, K.-H. Lee, and P. H. W. Leong, "An FPGA based SHA-256 processor", Springer in FPL, Vol. 2438, pp. 577-585, 2002.
|
18 |
N. Gura, S.C. Shantz, H.E. Sumit Gupta, V. Gupta, D. Finchelstein, E. Goupy, and D. Stebila, "An End-toEnd Systems Approach to Elliptic Curve Cryptography," CHES '02, LNCS 2523, pp. 349-365, 2002.
|