1 |
C. Y. Park, J. H. Yeo, "A study on the characteristics of a rectifying circuit for wireless power transmission using a passive RAID system," Journal of the Korea Industrial Information System Society , V.16, No.4, pp. 1-7, 2011.
과학기술학회마을
|
2 |
C. Y. Park, "A CMOS Temperature Control Circuit for Direct Mounting of Quartz Crystal on a PLL Chip," Journal of the Korea Industrial Information System Society , V.12, No.2, pp. 79-84, 2007.
과학기술학회마을
|
3 |
A. B. Kahng, "Design challenges at 65nm and beyond," Proceeding of IEEE DATE Conference, pp.1-2, March 2007.
|
4 |
Yeon-Bo Kim, Kyung Ki Kim,"The Impact of TDDB Failure on Nanoscale CMOS Digital Circuits", Journal of the Korea Industrial Information System Society, V. 17, No. 3, pp.27-34, July 2012.
과학기술학회마을
DOI
ScienceOn
|
5 |
C. Y. Park, "A CMOS Temperature Control Circuit for Direct Mounting of Quartz Crystal on a PLL Chip," Journal of the Korea Industrial Information System Society , V.12, No.2, pp. 79-84, 2007.
과학기술학회마을
|
6 |
A. B. Kahng, "Design challenges at 65nm and beyond," IEEE DATE, pp.1-2, March 2007.
|
7 |
J. W. McPherson, "Reliability challenges for 45nm and beyond," IEEE Design Auto- mation Conference, pp. 176-181, July 2006.
|
8 |
D. Rittman, "Nanometer Reliability," http://www.tayden.com/publications/Nanometer%2 0Reliabil-ity.pdf
|
9 |
M. alam, K. Kang, B. C. Pau, K. Roy, "Reliability- and process-variation aware design of VLSI circuits," IEEE Physical and Failure Analysis of Integrated Circuits (IPFA'07), pp. 17-25, July 2007.
|
10 |
D. Atienza, G. De Micheli, L. Benini, J. L. Ayala, et. al., "Reliability-aware design for nanometer-scale devices," IEEE ASPDAC '08, pp. 549-554, March 2008.
|
11 |
S. Srinivasan, R. Krishnan, P. Mangalagiri, Y. Xie, V. Narayanan, M. J. Irwin, K. Sarpatwari, K, "Toward increasing FPGA lifetime," IEEE Trans. On Dependable and Secure Computing, Vol. 5, Issue 2, pp. 115-127, April-June 2008.
DOI
ScienceOn
|