1 |
N. Verma, "Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes ", IEEE Tran. on Very Large Scale Integration (VLSI) Systems, Vol. 19, Issue 9, pp. 1695-1703, Sept. 2011.
DOI
|
2 |
A. Agarwal, S. Mukhopadhyay, C.H.Kim, et al., "Leakage power analysis and reduction: models, estimation and tools", IEE Proceedings - Computers and Digital Tech- niques, Volume 152, Issue 3, Page(s) 353-368, May 2005.
DOI
|
3 |
S. G. Narendra, A. Chandrakasan, "Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and sytems)", Springer, Nov. 2005.
|
4 |
Y. Wang, X. Chen, W. Wang, Y. Cao, Y. Xie, H. Yang, "Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques", IEEE Tran. on Very Large Scale Integration (VLSI) Systems, Vol. 19, Issue 4, pp. 615-628, April. 2011.
DOI
|
5 |
Feng Gao, John P. Hayes, "Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction, Computer Aided Design", ICCAD-2004, Page(s)527-532, Nov. 2004.
|
6 |
Xiaotao Chang, Dongrui Fan, et al., "Soc Leakage Power Reduction Algorithm by Input Vector Control", System-on- Chip,2005, Page(s)86-89, Nov. 2005.
|
7 |
D. Shurin, E. Kvaktun, A. Fish, "Input Vector Control efficiency in sub-micron CMOS technologies," IEEEI 2010, pp. 569-573, Nov. 2010.
|