1 |
Chung, J. and Tanchoco, J.M.A., Layout Design with Hexagonal Floor Plans and Material Flow Patterns, International Journal of Production Research, 2010, Vol. 48, No. 12, pp. 3407-3428.
DOI
|
2 |
Ko, K.H., Yoo, S.K., and Kim, B.H., SIMULATION BASED FAB SCHEDULER : SEEPLAN, Proceedings of the 2010 Winter Simulation Conference, 2010, ISSN 0891-7736, Baltimore, MD, USA.
|
3 |
Kong, S.H., Two-step simulation method for automatic material handling system of semiconductor fab, Robotics and Computer-Integrated Manufacturing, 2007, Vol. 23, No. 4, pp. 409-420.
DOI
|
4 |
Lee, M.S. and Chae, J.J., A Heuristic for Layout and Material Handling System Design in a Semiconductor Fabrication Facility, The Society of Korea Industrial and System Engineering, 2008, Autumn Conference, pp. 54-59.
|
5 |
Noto, M. and Sato, H., A method for the shortestpath search by extended Dijkstra algorithm, Proc. of IEEE International Conference on Systems, Man and Cybernetics, Nashville, TN, 2000, Vol. 3, pp. 2316-2320.
|
6 |
Ok, S.H., Ahn, J.H., Kang, S.H., and Moon, B.G., A Combined Heuristic Algorithm for Preference-based Shortest Path Search, Journal of the Institute of Electronics Engineers of Korea TC, 2010, Vol. 47, No. 8, pp. 74-84.
|
7 |
Chung, J. and Jang, J., The WIP Balancing Procedure Increasing Throughput for Semiconductor Fabrication, IEEE Transactions on Semiconductor Manufacturing, 2009, Vol. 22, No. 3, pp. 381-390.
DOI
|
8 |
You, S.Y. and Choi, S.H., Production and Operation Management, e-Press, 2015, pp. 97-99.
|
9 |
Seo, J.D., Goo, P.H., and Jang, J.J., A Dispatching logic development for logistics control in semiconductor FAB, Management Science and Financial Engineering, 2003, pp. 365-369.
|
10 |
Yoon, J.M., Ko, H.H., and Kim, S.S., Improved Dispatching Algorithm for Satisfying both Quality and Due Date, Journal of the Korea Academia-Industrial cooperation Society, 2008, Vol. 9, No. 6, pp. 1838-1855.
DOI
|