1 |
Bang, J.-Y., An, K.-Y., Kim, Y.-D., and Lim, S.-K., A due-date based algorithm for lot-order assignment in a semiconductor wafer fabrication facility, IEEE Transactions on Semiconductor Manufacturing, 2008, Vol. 21, No. 2, pp. 209-216.
DOI
|
2 |
Bang, J.-Y., Kim, Y.-D., and Choi, S.-W., Multiproduct Lot Merging-Splitting Algorithms for Semiconductor Wafer Fabrication, IEEE Transactions on Semiconductor Manufacturing, 2012, Vol. 25, No. 2, pp. 200-210.
DOI
|
3 |
Boushell, T., Fowler, J., Keha, A., Knutson, K., and Montgomery, D., Evaluation of heuristics for a classconstrained lot-to-order matching problem in semiconductor manufacturing, International Journal of Production Research, 2008, Vol. 46, No. 12, pp. 3143-3166.
DOI
|
4 |
Carlyle, M., Knutson, K., and Fowler, J., Bin covering algorithms in the second stage of the lot to order matching problem, Journal of the Operational Research Society, 2001, Vol. 52, No. 11, pp. 1232-1243.
DOI
|
5 |
Cha, M.-S. and Jang, J.-S., Effective Operation of SPC System in Semiconductor Manufacturing, Journal of the Korean Institute of Plant Engineering, 2009, Vol. 14, No. 4, pp. 95-103.
|
6 |
Fowler, J., Knutson, K., and Carlyle, M., Comparison and evaluation of lot-to-order matching policies for a semiconductor assembly and test facility, International Journal of Production Research, 2000, Vol. 38, No. 8, pp. 1841-1853.
DOI
|
7 |
Glassey, C.R. and Resende, M.G.C., A scheduling rule for job release in semiconductor fabrication, Operations Research Letters, 1988, Vol. 7, pp. 213-217.
DOI
|
8 |
Kim, J.-G. and Lim, S.-K., Order-lot pegging for minimizing total tardiness in semiconductor wafer fabrication process, Journal of the Operational Research Society, 2012, Vol. 63, No. 9, pp. 1258-1270.
DOI
|
9 |
Kim, J.-G., Lim, S.-K., and Bang, J.-Y., Lot-Order Assignment Applying Priority Rules for the Single-Machine Total Tardiness Scheduling with Nonnegative Time-Dependent Processing Times, Mathematical Problems in Engineering, 2015, Vol. 2015, Article ID 434653, p. 11.
|
10 |
Knutson, K., Kempf, K., Fowler, J., and Carlyle, M., Lot-to-order matching for a semiconductor assembly and test facility, IIE Transactions, 1999, Vol. 31, No. 11, pp. 1103-1111.
DOI
|
11 |
Lim, S.-K., Kim, J.-G., and Kim, H.-J., Simultaneous order-lot pegging and wafer release planning for semiconductor wafer fabrication facilities, International Journal of Production Research, 2014, Vol. 52, No. 12, pp. 3710-3724.
DOI
|
12 |
Lim, S.-K., Kim, J.-G., and Shin, Y., Optimal Three-Level Presort Loading of Commercial Bulk Mail in the Postal Service Industry, Journal of the Operational Research Society, 2015, Vol. 66, No. 6, pp. 1007-1022.
DOI
|
13 |
Ng, T.S., Sun, Y., and Fowler, J., Semiconductor lot allocation using robust optimization, European Journal of Operational Research, 2010, Vol. 205, No. 3, pp. 557-570.
DOI
|
14 |
Seo, J.-C. and Bang, J.-Y., On-time Production and Delivery Improvements through the Demand-Lot Pegging Framework for a Semiconductor Business, Journal of the Society of Korea Industrial and Systems Engineering, 2014, Vol. 37, No. 4, pp. 126-133.
DOI
|
15 |
Spearman, M.L., Woodruff, D.L., and Hopp, W.J., CONWIP : A pull alternative to kanban, International Journal of Production Research, 1990, Vol. 28, pp. 879-894.
DOI
|
16 |
Wein, L.M., Scheduling semiconductor wafer fabrication, IEEE Transactions on Semiconductor Manufacturing, 1998, Vol. 1, pp. 115-130.
|
17 |
Wu, T.W., Modular demand and supply pegging mechanism for semiconductor foundry, in Proceedings of the IEEE International Symposium on Semiconductor Manufacturing San Jose, Calif, USA., 2003, pp. 325-328.
|