1 |
Lee, J.C. and Chen, I.C., Modeling and characterization of gate oxide reliability. IEEE Trans. Electronic Devices, 1988, Vol. 35, No. 12, p 2268-2278.
DOI
ScienceOn
|
2 |
Moeschberger, M.L. and David, H.A., Life tests under competing causes of failure and the theory of competing risks. Biometrics, 1971, Vol. 27, No. 4, p 909-933.
DOI
ScienceOn
|
3 |
Stapper, C.H., Modeling of defects in integrated circuit photolithographic patterns. IBM Journal of Research and Development, 1984, Vol. 28, No. 4, p 461-475.
|
4 |
Van der Pol JA, Kuper, F.G., and Ooms, E.R., Relation between yield and reliability of integrated circuits and application to failure rate assessment and reduction in the one digit FIT and PPM reliability era. Microelectronics Reliability, 1996, Vol. 36, No. 11, p. 1603-1610.
|
5 |
Barnett, T. and Singh, A., Relating yield models to burnin fall-out in time. IEEE International Test Conference, 2003, p 77-84.
|
6 |
Barnett, T., Singh, A.D., and Nelson, V., Extending integrated- circuit yield-models to estimate early-life reliability. IEEE Trans. Reliability, 2003, Vol. 52, No. 3, p 296-300.
DOI
ScienceOn
|
7 |
Bruls, E., Quality and reliability impact of defect data analysis. IEEE Trans. Semiconductor Manufacturing, 1995, Vol. 8, No. 2, p 121-129.
DOI
ScienceOn
|
8 |
Cressie, N.A.C., Statistics for Spatial Data. John Wiley and Sons, New York; 1993.
|
9 |
Diggle, P.J., Statistical Analysis of Spatial Point Patterns. New York, Academic Press; 1983.
|
10 |
Gerard, A.A. and Walton, A.J., Critical area extraction for soft fault estimation. IEEE Trans. Semiconductor Manufacturing, 1998, Vol. 11, No. 1, p 146-154.
DOI
ScienceOn
|
11 |
Gralian, D., Next generation burn-in development. IEEE Trans. Components, Packaging, and Manufacturing Technology Part B: Advanced Packaging, 1994, Vol. 17, No. 2, p 190-196.
DOI
ScienceOn
|
12 |
Hwang, J.Y., Kuo, W., and Ha, C., Modeling of integrated circuit yield using a spatial nonhomogeneous Poisson process. IEEE Trans. on Semiconductor Manufacturing, 2011, Vol. 24, No. 3, p 377-384.
|
13 |
Huston, H.H. and Clarke, C.P., Reliability defect detection and screening during processing-Theory and implementation. In: Annual Proceedings of Reliability Physics, 1992, p 268-275.
|
14 |
ITRS., International technology roadmap for semiconductors: 2011 edition. Technical report, International Technology Roadmap for Semiconductors, 2011. http://public. itrs.net.
|
15 |
Kiely, P., Reducing cost with wafer-level test and burnin. Solid State Technology, 2002, p 97-102.
|
16 |
Kim, T. and Kuo, W., Optimal burn-in decision making. Quality and Reliability Engineering International, 1998, Vol. 14, p 417-423.
DOI
ScienceOn
|
17 |
Kim, T., Kuo, W., and Chien, W.K., A relation model of yield and reliability for the gate oxide failures. Proceedings of Annual Reliability and Maintainability Symposium, 1998, p 428-433.
|
18 |
Kim, K.O., Kuo, W., and Luo, W., A relation model of gate oxide yield and reliability. Microelectronics Reliability, 2004, Vol. 44, p 425-434.
DOI
ScienceOn
|
19 |
Kuo, W., Chien, W.K., and Kim, T., Reliability, Yield, and Stress Burn-in. Boston. Kluwer Academic Publishers, 1998.
|
20 |
Kuper, F., Van der Pol J., Ooms, E., Johnson, T., Wijburg, R., Koster, W., and Johnston, D., Relation between yield and reliability of integrated circuits : experimental results and application to continuous early failure rate reduction programs. Proc. Int. Reliability Physics Symp, 1996, p 17-21.
|