1 |
Linn, R. and Zhang, W.; "Hybrid flow shop scheduling: a survey," Computers and Industrial Engineering, 37 : 57-61, 1999.
DOI
|
2 |
Lin, Y. H. and Lee, C. E.; "A total standard WIP estimation method wafer fabrication," European Journal of Operation research, 131 : 78-94, 2001.
DOI
ScienceOn
|
3 |
Lu, S. C. H., Ramaswamy, D., and Kumar, P. R.; "Efficient scheduling policies to reduce mean and variance of cycletime in semiconductor manufacturing plants," IEEE Transactions semiconductor manufacturing, 7(3) : 374-388, 1994.
DOI
ScienceOn
|
4 |
Park, Y., Kim, S., and Jun, C. H.; "Mean value analysis of reentrant line with batch machines and multi-class jobs," Computers and Operations Research, 29 : 1009-1024, 2002.
DOI
ScienceOn
|
5 |
Robinson, J. and Chance, F.; "Wafer fab cycle time management using MES data," Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, 183-187, 2000.
|
6 |
Rose, O.; "Estimation of the cycle time distribution of a wafer fab by a simple simulation model," Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation, San Francisco, 133-138, 1999.
|
7 |
Rose, O.; "Improved simple simulation models for semiconductor wafer factories," Proceedings of the Winter Simulation Conference, Washington, D.C., 1708-1712, 2007.
|
8 |
Sarin, S. C., Varadarajan, A., and Wang, L.; "A survey of dispatching rules for operational control in wafer fabrication," Production planning and Control, 22(1) : 4-24, 2011.
DOI
|
9 |
Spearman, M. L., Woodruff, M. L., and Hopp, W. J.; "CONWIP: a pull alternative to kanban," International Journal of Production Research, 28(5) : 879-894, 1990.
DOI
|
10 |
Vargas-Villamil, F. D. Rivera, D. E., and Kempf, K. G.; "A hierarchical approach to production control of reentrant semiconductor manufacturing lines," IEEE Transactions on Control Systems Technology, 11(4) : 578-587, 2003.
DOI
ScienceOn
|
11 |
Yea, S. H.; "A shift scheduling in semiconductor wafer fabrication," M. S. Dissertation, Pohang University, Korea, 1997.
|
12 |
Baykasoglu, A., Owen, S., and Gindy, N.; "A taboo search based approach to find the Pareto optimal set in multiple objective optimization," Engineering Optimization, 31 : 731-748, 1999.
DOI
|
13 |
Charnes, A. and Cooper W. W.; Management model and industrial application of linear programming, John Wiley and Sons, New York, 1961.
|
14 |
Cho, H. M., Bae, S. J., Kim, J., and Jeong, I. J.; "Bi-objective scheduling for reentrant hybrid flow shop using Pareto genetic algorithm," Computer and Industrial Engineering, 61 : 529-541, 2011.
DOI
ScienceOn
|
15 |
Ehteshami, B., Petrakian, R. G., and Shabe, P. M.; "Tradeoffs in cycle time management: hot lots," IEEE Transactions on Semiconductor Manufacturing, 5(2) : 101-106, 1992.
DOI
ScienceOn
|
16 |
Gupta, J. N. D., Ruiz, R., Folwer, J. W., and Mason, S. J.; "Operational planning and control of semiconductor wafer production," Production Planning and Control, 17(7) : 639-647, 2006.
DOI
ScienceOn
|
17 |
Ignizio, J. P.; "A review of goal programming: A tool for multi objective analysis," Journal of Operational Research Society, 29(11) : 1109-1119, 1978.
|
18 |
Kang, H. H. and Lee, T. H.; "Make-to-order scheduling in foundry semiconductor fabrication," International Journal of Production Research, 45(3) : 615-630, 2007.
DOI
ScienceOn
|
19 |
Kim, S., Yea, S., and Kim, B.; "Stepper scheduling in semiconductor wafer fabrication process," Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing, Arizona, 157-162, 2000.
|
20 |
Kim, S., Yea, S. H., and Kim, B.; "Shift scheduling for steppers in the semiconductor wafer fabrication process," IIE Transactions, 34 : 167-177, 2002.
|
21 |
Lee, B., Lee, T. H., Yang, T., and Ignisio, J.; "A due-date based production control policy using WIP balance for implementation in semiconductor fabrications," International Journal of Production Research, 46(20) : 5515-5529, 2008.
DOI
ScienceOn
|
22 |
Lee, Y. H. and Kim, T.; "Manufacturing cycle time reduction using balance control in the semiconductor fabrication line," Production Planning and Control, 13(6) : 529-540, 2002.
DOI
ScienceOn
|
23 |
Lee, Y. H. and Lee, B.; "Push-pull production planning of the reentrant process," International Journal of Advanced Manufacturing Technology, 22 : 922-931, 2003.
DOI
ScienceOn
|
24 |
Lee, Y. H., Park, J. K., and Kim, S. Y.; "Experimental study on input and bottleneck scheduling for a semiconductor fabrication line," IIE Transactions, 34 : 179-190, 2002.
|
25 |
Lee, Y., Kim, S., Yea S., and Kim, B.; "Production planning in semiconductor wafer fab considering variable cycle times," Computer and Industrial Engineering, 33 : 713-716, 1997.
DOI
|