Browse > Article
http://dx.doi.org/10.5762/KAIS.2016.17.9.21

Design of a CCM/DCM dual mode DC-DC Buck Converter with Capacitor Multiplier  

Choi, Jin-Woong (Department of Nanoscience & Engineering, Inje University)
Song, Han-Jung (Department of Nanoscience & Engineering, Inje University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.17, no.9, 2016 , pp. 21-26 More about this Journal
Abstract
This paper presents a step-down DC-DC buck converter with a CCM/DCM dual-mode function for the internal power stage of portable electronic device. The proposed converter that is operated with a high frequency of 1 MHz consists of a power stage and a control block. The power stage has a power MOS transistor, inductor, capacitor, and feedback resistors for the control loop. The control part has a pulse width modulation (PWM) block, error amplifier, ramp generator, and oscillator. In this paper, an external capacitor for compensation has been replaced with a multiplier equivalent CMOS circuit for area reduction of integrated circuits. In addition, the circuit includes protection block, such as over voltage protection (OVP), under voltage lock out (UVLO), and thermal shutdown (TSD) block. The proposed circuit was designed and verified using a $0.18{\mu}m$ CMOS process parameter by Cadence Spectra circuit design program. The SPICE simulation results showed a peak efficiency of 94.8 %, a ripple voltage of 3.29 mV ripple, and a 1.8 V output voltage with supply voltages ranging from 2.7 to 3.3 V.
Keywords
Buck; CCM; CMOS; DC-DC converter; DCM; Integrated circuit; SPICE;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Ying Jianhua and Huang Yang, "Design of an LDO with capacitor multiplier." Journal of Semiconductors, vol. 31, no. 7, pp. 075010-1-075010-4, 2010. DOI: http://dx.doi.org/10.1088/1674-4926/31/7/075010   DOI
2 K.N. Leung and P.K.T.Mok, "Analysis of multi-stage amplifier Frequency compensation", IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 9, pp. 1041-1056, 2001. DOI: http://dx.doi.org/10.1109/81.948432   DOI
3 Jeonsin Roh, "High-performance Error Amplifier For Fast Transient DC-DC Converters". IEEE Tran. Circuits and Systems, vol. 40, no. 11, pp. 591-595, 2005. DOI: http://dx.doi.org/10.1109/TCSII.2005.850521
4 Youngkook Ahn and Jeongjin Roh, "A 93.5% Efficiency, 400mA Cufrrent-Mode DC-DC Buck Converter with Watchdog functions", ISOCC 2009
5 L. M. Piao, "A study on Design of PMIC of SEPIC/BOOST Topology with Integrated current sensing circuit", Inha University Master degree, 2011.
6 X. Zhang, P. Chen, Y. Okuma, K. Ishida,Y. Ryu, K. Wa anabe, T. Sakurai and M. Takamiya, "A 0.6-V Input 94% Peak Efficiency CCM/DCM Digital Buck Converter in 40-nm CMOS with Dual-Mode-Body-Biased Zero-Crossing Detector", IEEE Asian Solid-State Circuits Conf, 2013. DOI: http://dx.doi.org/10.1109/ASSCC.2013.6690978