1 |
Chun-Ming Huang, Chien-Ming Wu, Chih-Chyau Yang, Wei-De Chien, Shih-Lun Chen, Chi-Shi Chen, Jiann-Jenn Wang, and Chin-Long Wey, "Implementation and Prototyping of a Complex Multi-Project System-on-a-Chip," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2321-2324, May, 2009. DOI: http://dx.doi.org/10.1109/ISCAS.2009.5118264
DOI
|
2 |
M. Wright, "Deeply Embedded Devices: The Internet of Things," Electronic Design, http://electronicdesign.com/energy/deeply-embedded-devi ces-internet-things, Sep. 23, 2009.
|
3 |
Y. Sun, W.-L. Huang, S.-M. Tang, X. Qiao, and F.-Y. Wang, "Design of an OSEK/VDX and OSGi-Based Embedded Software Platform for Vehicular Applications," IEEE International Conference on Vehicular Electronics and Safety, pp. 1-6, Dec. 2007. DOI: http://dx.doi.org/10.1109/ICVES.2007.4456366
DOI
|
4 |
D. A. Patterson and J. L. Hennessy, Computer Organization and Design, Elsevier, Morgan Kaufmann Publishers, 2010, 4th Ed.
|
5 |
Extendable Instruction Set Computer, http://en.wikipedia.org/wiki/Extendable_instruction_set_computer, Wikipedia.
|
6 |
B. Parhami, Computer Architecture, Oxford University Press, New York, NY, USA, 2005.
|
7 |
H. Eberle, A. Wander, N. Gura, S. Chang-Shantz, and V. Gupta, "Architectural Extensions for Elliptic Curve Cryptography over GF(2m) on 8-Bit Microprocessors," IEEE Proceedings of the 16th International Conference on Application-Specific Systems, Architecture and Processors (ASAP'05), pp. 343-349, July, 2005. DOI: http://dx.doi.org/10.1109/ASAP.2005.15
|
8 |
F.-C. Yang and I.-J. Huang, "An Embedded Low Power/Cost 16-Bit Data/Instruction Microprocessor Compatible with ARM7 Software Tools," Asia and South Pacific Design Automation Conference, Yokohama, Japan, pp. 902-907, Jan. 2007. DOI: http://dx.doi.org/10.1109/aspdac.2007.358104
DOI
|
9 |
A. Asaduzzaman, "An Efficient Memory Block Selection Strategy to Improve the Performance of Cache Memory Subsystem," 14th International Conference on Computer and Information Technology, pp. 22-24, Dec. 2011. DOI: http://dx.doi.org/10.1109/iccitechn.2011.6164798
|
10 |
Chih-Wen Hsueh, Jen-Feng Chung, Lan-Da Van, and Chin-Teng Lin, "Anticipatory Access Pipeline Design for Phased Cache," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 18-21, May, 2008. DOI: http://dx.doi.org/10.1109/ISCAS.2008.4541924
DOI
|
11 |
Peter Petrov and Daniel Tracy, "Energy-Efficient Physically Tagged Caches for Embedded Processors with Virtual Memory," Proceedings of 42nd Design Automation Conference, pp. 17-22, 2005. DOI: http://dx.doi.org/10.1109/dac.2005.193765
DOI
|
12 |
Long Zheng, Mianxiong Dong, Song Guo, Minyi Guo, and Li Li, "I-Cache Tag Reduction for Low Power Chip Multiprocessor," IEEE International Symposium on Parallel and Distributed Processing with Applications, pp. 196-202, 2009. DOI: http://dx.doi.org/10.1109/ispa.2009.85
DOI
|
13 |
R. V. Batchu and D. A. Jumenez, "Exploiting Procedure Level Locality to Reduce Instruction Cache Misses," Proceedings of the Eighth Workshop on Interaction between Compilers and Computer Architectures, pp. 75-84, 2004. DOI: http://dx.doi.org/10.1109/intera.2004.1299512
DOI
|
14 |
Cillani Chayoor Abbas, Yian Zhu, Amjad Hafiz Muhammad, Ahmad Waqar, and Jianfeng An, "Backplane Bus Controller Implementation in FPGA for Hard Real Time Control Systems," 3rd International Conference on Communication Software and Networks, pp. 451-456, May, 2011. DOI: http://dx.doi.org/10.1109/iccsn.2011.6013870
DOI
|