Browse > Article
http://dx.doi.org/10.5762/KAIS.2015.16.1.683

A New DIT Radix-4 FFT Structure and Implementation  

Jang, Young-Beom (Department of Information and Communication Engineering, Sangmyung University)
Lee, Sang-Woo (Department of Information and Communication Engineering, Sangmyung University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.16, no.1, 2015 , pp. 683-690 More about this Journal
Abstract
Two basic FFT(Fast Fourier Transform) algorithms are the DIT(Decimation-In-Time) and the DIF (Decimation-In-Frequency). In spite of the advantage of the DIT algorithm is to generate a sequential output, various structures have not been made. In this paper, a new DIT Radix-4 FFT butterfly structure are proposed and implemented using Verilog coding. Through synthesis, it is shown that the 64-point FFT is implemented by 6.78 million gates. Since the proposed FFT structure has the advantage of a sequential output, it can be used in OFDM communication SoC(System on a Chip) which need a high speed FFT output.
Keywords
Butterfly; DIT; FFT; Radix-4; SoC;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 R. Sarmiento, V. D. Armas, J. F. Lopez, J. A. Montiel-Nelson, and A. Nunez, "A CORDIC proce ssor for FFT computation and its implementation using gallium arsenide technology", IEEE Trans. on VLSI Systems, vol. 6, No. 1, pp. 18-30, Mar. 1998. DOI: http://dx.doi.org/10.1109/92.661241   DOI
2 J. Lee and H. Lee, "A high-Speed 2-Parallel Radix-24 FFT/IFFT processor for MB-OFDM UWB Systems", IEICE Trans. on Fundamentals, vol. E91-A, No. 4, pp. 1206- 1211, April, 2008. DOI: http://dx.doi.org/10.1093/ietfec/e91-a.4.1206   DOI
3 H. J. Kim and Y. B. Jang, "Low-area FFT processor structure using radix-42 algorithm", Journal of IEEK, vol. 49-SD, No. 3, pp. 8-14, Mar. 2012.
4 In-Gul Jang and Jin-Gyun Chung, "Low-power FFT design for NC-OFDM in cognitive radio systems", Journal of IEEK, vol. 48-TC, No. 6, pp. 28-33, Jun. 2011. DOI: http://dx.doi.org/10.1109/ISCAS.2011.5938099
5 Eun Ji Kim and Myung Hoon Sunwoo, "High speed 8-parallel FFT/IFFT processor using efficient pipeline architecture and scheduling scheme", Journal of KICS, vol. 36, No. 3, pp. 175-182, Mar. 2011. DOI: http://dx.doi.org/10.7840/KICS.2011.36C.3.175   과학기술학회마을   DOI   ScienceOn
6 M. Bekooij, J. Huisken, and K. Nowak, "Numerical accuracy of Fast Fourier Transforms with CORDIC arithmetic", Journal of VLSI Signal Processing, vol. 25, No. 2, pp. 187-193, Jun. 2000. DOI: http://dx.doi.org/10.1023/A:1008179225059   DOI
7 J. Y. Oh, J. S. Cha, S. K. Kim, and M. S. Lim, "Implementation of Orthogonal Frequency Division Multiplexing using radix-N Pipeline Fast Fourier Transform(FFT) Processor", Jpn. J. Appl. Phys., vol. 42, No. 4B, pp. 1-6, April, 2003. DOI: http://dx.doi.org/10.1143/JJAP.42.2176   DOI
8 Beven M. Baas, "A 9.5mW 330us 1024-point FFT Processor", IEEE Custom Integrated Circuits Conference, pp. 127-130, 1998.
9 K. Rao, D. N. Kim, and J. J. Hwang, "Fast Fourier Transform - Algorithms and Applications" Springer, 2011.
10 Young Beom Jang and Sang Woo Lee, "Low-power butterfly structure for DIT Radix-4 FFT implementation", Journal of KICS, vol. 38A, No. 12, pp. 1145-1147, Dec. 2013. DOI: http://dx.doi.org/10.7840/kics.2013.38A.12.1145   과학기술학회마을   DOI