Browse > Article
http://dx.doi.org/10.5762/KAIS.2014.15.5.3093

Goldschmidt's Double Precision Floating Point Reciprocal Computation using 32 bit multiplier  

Cho, Gyeong-Yeon (Department of IT Convergence and Application Engineering, Pukyong National University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.15, no.5, 2014 , pp. 3093-3099 More about this Journal
Abstract
Modern graphic processors, multimedia processors and audio processors mostly use floating-point number. Meanwhile, high-level language such as C and Java uses both single-precision and double precision floating-point number. In this paper, an algorithm which computes the reciprocal of double precision floating-point number using a 32 bit multiplier is proposed. It divides the mantissa of double precision floating-point number to upper part and lower part, and calculates the reciprocal of the upper part with Goldschmidt's algorithm, and computes the reciprocal of double precision floating-point number with calculated upper part reciprocal as the initial value is proposed. Since the number of multiplications performed by the proposed algorithm is dependent on the mantissa of floating-point number, the average number of multiplications per an operation is derived from some reciprocal tables with varying sizes.
Keywords
Double precision floating point; Goldschmidt algorithm; Reciprocal; Variable latency;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. L. Harris, S. F. Oberman, and M. A. Horowitz, "SRT Division Architectures and Implementations," Proc. 13th IEEE Symp. Computer Arithmetic, Jul. 1997. DOI: http://dx.doi.org/10.1109/ARITH.1997.614875   DOI
2 V. Lappalainen, et al, "Overview of Research Efforts on Media ISA Extension and their Usage in Video Coding," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 12, pp. 660-670, 2002. DOI: http://dx.doi.org/10.1109/TCSVT.2002.800865   DOI   ScienceOn
3 R. B., Lee, "Multimedia extensions for general purpose processor," Signal Processing Systems, SIPS 97 - Design and Implementation., IEEE Workshop, pp. 9-23, 1997.
4 S. F. McQuillan, J. V. McCanny, and R. Hamill, "New Algorithms and VLSI Architectures for SRT Division and Square Root," Proc. 11th IEEE Symp. Computer Arithmetic, IEEE, pp. 80-86, 1993. DOI: http://dx.doi.org/10.1109/ARITH.1993.378106   DOI
5 W. F. Wong, et al, " Fast Hardware-Based Algorithms for Elementary FUnction Computations Using Rectangular Multiplier," IEEE Transactions on Computers, Vol. 43, No. 3, pp. 278-294, Mar. 1994.   DOI   ScienceOn
6 T. Brightman, "Advancing the standard in floating point performance," High Perform., Syst., pp 59-64. Nov. 1989.
7 IEEE, IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Standard, Std. 754-1985.
8 Secure Hash Standards, Federal Information Processing Standards Publication 180-3, http://www.itl.nist.gov/fipspubs, Oct. 2008.
9 Metin Mete Ozbilen, Mustafa Gok, "A Single/Double Precision Floating-Point Reciprocal Unit Design for Multimedia Applications," International Conference on Electrical and Electronics Engineering, 2009, Vol. 2, pp 352-356, Nov. 2009.
10 Sung-Gi Kim, Hing-Bok Song, and Gyeong-Yeon Cho, "A Variable Latency Goldschmidt's Floating Point Number Divider," Journal of the Korea Institute of Maritime Information and Communication Sciences Vol. 9, No. 2, pp. 380-389, Feb. 2005.
11 D. DasSarma and D. Matula, "Measuring and Accuracy of ROM Reciprocal Tables," IEEE Transactions on Computer, Vol.43, No. 8, pp. 932-930, Aug. 1994. DOI: http://dx.doi.org/10.1109/12.295855   DOI   ScienceOn
12 Dimitri Tan, et al, "Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support," IEEE Transactions on Computers, Vol. 58, No. 2, pp. 175-187, Feb. 2009. DOI: http://dx.doi.org/10.1109/TC.2008.203   DOI   ScienceOn
13 Michael J. Schulte, et al, "Floating-Point Division Algorithms for an x86 Microprocessor with a Rectangular Multiplier," Proceeding IEEE International Conference Computer Design(ICCD'07), pp. 304-310, Oct. 2007.