Browse > Article
http://dx.doi.org/10.5762/KAIS.2012.13.3.1147

Analysis of Output Stream Characteristics Processing in Digital Hardware Random Number Generator  

Hong, Jin-Keun (Division of Information Communication, Baekseok University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.13, no.3, 2012 , pp. 1147-1152 More about this Journal
Abstract
In this paper, it is key issue about analysis of characteristics processing of digital random output stream of hardware random number generator, which is applied in medical area. The output stream of random number generator based on hardware binary random number is effected from factors such as delay, jitter, temperature, and so on. In this paper, it presents about major factor, which effects hardware output random number stream, and the randomness of output stream data, which are combined output stream and postprocessing data such as encryption algorithm, encoding algorithm, is analyzed. the analyzed results are evaluated by major test items of randomness.
Keywords
Noise; Random; Security level;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Schellekens, B. Preneel, and I. Verbauwhede, "pga vendor agnostic true random number generator," in Field Programmable Logic and Applications, 2006. FPL '6, 2006, pp. 1-6.
2 P. Lacharme, "Post-processing functions for a biased physical random number generator,"in Fast Software Encryption workshop - FSE 2008.
3 E. Barker and J. Kelsey, "Nist special publication 800-90: Recommendation for random number generation using deterministic random bit generators,"National Institute of Standards and Technology (NIST), Computer Security Division Information Technology Laboratory, March 2007.
4 M. Dichtl, "Bad and good ways of post-processing biased physical random numbers,"in Fast Software Encryption workshop - FSE 2007.
5 F. Pareschi, G. Setti, and R. Rovatti, "A fast chaos-based true random number generator for cryptographic applications,"in Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European, September 2006, pp. 130-133.
6 M. Drutarovsky and P. Galajda, "A robust chaos-based true random number generator embedded in recongurable switched-capacitor hardware," in Radio elektronika, 2007. 17th International Conference, April, pp. 1-6.
7 B. Valtchanov, A. Aubert, F. Bernard, and V. Fischer, "Modeling and observing the jitter in ring oscillators implemented in fpgas,"in The 11-th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Bratislava, April 2008, pp. 158-163.
8 V. Fischer, F. Bernard, N. Bochard, and M. Varchola, "Enhancing security of ring oscillator based rng implemented in fpga," in Field-Programable Logic and Applications (FPL), September 2008, pp. 245-250.
9 M. Varchola, "Design and evaluation of optimized fpga ip-cores for cryptography," in Computer Architectures & Diagnostics (Pocitacove Architektury & Diagnostika - PAD), September 2008, pp. 113-118.
10 V. Fischer and M. Drutarovsky, "rue random number generator embedded in reconfigurable hardware," in CHES '2: Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems. London, UK: Springer-Verlag, 2003, pp. 415-30.