| 1 |
O.-H. Kwon, B. T. Chun, "Boolean Factorization Using Two-cube Non-kernels," Journal of the Korea Academia -industrial cooperation Society, Vol. 11, No. 11, pp. 4597-4603, 2010.
과학기술학회마을
DOI
|
| 2 |
IWLS 2005 Benchmarks, http://iwls.org/iwls2005/benchmarks.html
|
| 3 |
R. K. Brayton and C. McMullen, "The Decomposition and Factorization of Boolean Epressions." Proc. ISCAS, pp. 49-54, 1982.
|
| 4 |
R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, " MIS: A Multiple-Level Logic Optimization System." IEEE Trans. CAD, Vol. 6, No. 6, pp. 1062-1081, 1987.
DOI
|
| 5 |
E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, R. K., and A. Sangiovanni-Vincentelli, "Sequential Circuit Design Using Synthesis and Optimization." Proc. ICCD, pp. 328-333, 1992.
|
| 6 |
J. Rajski and J. Vasudevamurthy, "The testabilitypreserving concurrent decomposition and factorization of Boolean expressions," IEEE Trans. CAD, Vol. 11, No. 6, pp. 778-79, 1992.
DOI
|
| 7 |
V. K. Singh and A. A. Diwan, "Heuristic for decomposition in multilevel logic optimization," IEEE Trans. VLSI, Vol. 1, No. 4, pp. 441-445, 1993.
DOI
|
| 8 |
D. Wu and J. Zhu, "FBDD: A Folded Logic Synthesis System," Proc. of International Conference on ASIC(ASICON), pp. 746-751, 2005.
|
| 9 |
W.-J. Hsu and W.-Z. Shen, "Coalgebraic division for multilevel logic synthesis," Proc. of DAC, pp. 438-442, 1992.
|
| 10 |
C. Yang and M. Ciesielski, "BDS: A Boolean BDD-Based Logic Optimization System," IEEE Trans. CAD, Vol. 21, No. 7, pp. 866-876, 2002
DOI
|
| 11 |
D. Wu and J. Zhu, "BDD-based Two Variable Sharing Extraction," Proc. of Asia and South Pacific Design Automation Conference(ASPDAC), pp. 1031-1034, 2005.
|
| 12 |
O.-H. Kwon, "Common Expression Extraction Using Kernel-Kernel pairs" Journal of the Korea Academiaindustrial cooperation Society, to be published.
과학기술학회마을
DOI
|
webmaster
