Browse > Article
http://dx.doi.org/10.5762/KAIS.2011.12.7.3251

Common Expression Extraction Using Kernel-Kernel pairs  

Kwon, Oh-Hyeong (Division of Electroinc, Computer, and Communication, Hanseo University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.12, no.7, 2011 , pp. 3251-3257 More about this Journal
Abstract
This paper presents a new Boolean extraction technique for logic synthesis. This method extracts kernel-kernel pairs as well as cokernel-kernel pairs. The given logic expressions can be translated into Boolean divisors and quotients with kernel-kernel pairs. Next, kernel intersection method provides the common sub-expressions for several logic expressions. Experimental results show the improvement in literal count over previous other extraction methods.
Keywords
Cokernel-kernel pair; Kernel-kernel pair; Boolean extraction;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 O.-H. Kwon, B. T. Chun, "Boolean Factorization Using Two-cube Non-kernels," Journal of the Korea Academia-industrial cooperation Society, Vol. 11, No. 11, pp. 4597-4603, 2010.   과학기술학회마을   DOI
2 IWLS 2005 Benchmarks, http://iwls.org/iwls2005/benchmarks.html
3 R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, " MIS: A Multiple-Level Logic Optimization System." IEEE Trans. CAD, Vol. 6, No. 6, pp. 1062-1081, 1987.   DOI
4 E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, R. K., and A. Sangiovanni-Vincentelli, "Sequential Circuit Design Using Synthesis and Optimization." Proc. ICCD, pp. 328-333, 1992.
5 C. Yang and M. Ciesielski, "BDS: A Boolean BDD-Based Logic Optimization System," IEEE Trans. CAD, Vol. 21, No. 7, pp. 866-876, 2002   DOI
6 J. Rajski and J. Vasudevamurthy, "The testability-preserving concurrent decomposition and factorization of Boolean expressions," IEEE Trans. CAD, Vol. 11, No. 6, pp. 778-79, 1992.   DOI
7 V. K. Singh and A. A. Diwan, "Heuristic for decomposition in multilevel logic optimization," IEEE Trans. VLSI, Vol. 1, No. 4, pp. 441-445, 1993.   DOI
8 W.-J. Hsu and W.-Z. Shen, "Coalgebraic division for multilevel logic synthesis," Proc. of DAC, pp. 438-442, 1992.
9 D. Wu and J. Zhu, "FBDD: A Folded Logic Synthesis System," Proc. of International Conference on ASIC(ASICON), pp. 746-751, 2005.
10 D. Wu and J. Zhu, "BDD-based Two Variable Sharing Extraction," Proc. of Asia and South Pacific Design Automation Conference (ASPDAC), pp. 1031-1034, 2005.
11 O.-H. Kwon, S. J. Hong, and J. Kim, "A Boolean Factorization Using and Extended Boolean Matrix," IEICE Trans. Inf. and Sys., Vol. E81-D, No. 12, pp. 1466-1472, 1998.
12 O.-H. Kwon, I.-G. Oh, "Boolean Extraction Technique Using Two-cube Divsors and Complements," Journal of Korea Information Processing Society, Vol. 15-A, No. 1, pp. 9-16, 2008.
13 O.-H. Kwon, "Logic Optimization Using Boolean Resubstitution" Journal of the Korea Academia-industrial cooperation Society, Vol. 10, No. 11, pp. 3227-3233, 2009.   과학기술학회마을   DOI
14 R. K. Brayton and C. McMullen, "The Decomposition and Factorization of Boolean Epressions." Proc. ISCAS, pp. 49-54, 1982.