1 |
Thomas, "A 1.25-5 GHz Clock Generator With High-Bandwidth Supply-Rejection Using a Regulated -Replica Regulator in 45-nm CMOS. IEEE j. Solid Circuit, 2009.
|
2 |
Hoi Lee "A Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators", IEEE. J. Solid-state Circuit, 2005.
|
3 |
Al-Shyoukh, Lee, Perez, "A Transient-Enhanced Low- Quiescent Current Low-Dropout Regulator", IEEE JSSC, 2007.
|
4 |
Bang S.Lee, "Technical Review of LDO Voltage Regulator Operation and Performance" Texas Instrument, SLVA072 Aug.1999.
|
5 |
s.k. Lau, "A Low-Dropout Regulator for SoC With Q-Reduction" IEEE J.Solid-state Circuit, 2007.
|
6 |
P. Hazucha, T. Karnil, A. Bloechel, C. Parson, "Area-Efecient Linear Regulator With Ultra Fast Load Regulation," IEEE.J. Solid-State Circuit, Vol.40, No4, April, 2005.
|
7 |
Carvajal, J. "The Dlipped Voltage Follower a useful cell for Low-Power Circuit Design" IEEE Trans. Circuits and System. 2005.
|