Browse > Article
http://dx.doi.org/10.5762/KAIS.2011.12.5.2317

A Study on the Design of Data Crypto-Block adapted Smart Card  

Lee, Woo-Choun (Dept. of IT Applied System Eng. Chonbuk National University)
Song, Je-Ho (Dept. of IT Applied System Eng. Chonbuk National University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.12, no.5, 2011 , pp. 2317-2321 More about this Journal
Abstract
This paper is proposed new data crytoblock algorithm based on the private key cryptoalgorithim with existed other cryptography algorithims. Therefore new crytoblock design and simulation using the common Synopsys and ALTERA Max+ PlusII Ver.10.1. As a simulation result, new data crytoblock have gate counting 640Mbps at the 40M hz. We thought that proposed new data crytoblock adapt real time information security.
Keywords
Smart card; Data cryptoblock; Private key cryptoalgorithim; Symmetric key cryptography; Feistel; SPN;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 권용진, 박종서, 조성준 역, 현대암호이론, 인터비젼, 2001.
2 L. Brown and J. Seberry, Key scheduling in DES type Cryptosystems, Abstract of AUSC RYPT90, 1990.
3 E. Biham and A. Shamir, Differential Cryptanalysis of the Full 16-Round DES, Proc. of CRYPTO92, 1992.
4 E. F Brickell, J. H. Moor and M. R. Purtill, Structure in the S-Boxes of DES, Proc. of CRYPTO86, 1986.
5 W. Diffie and M. E. Hellman, Exhaustive Cryptanalysis of the NBS Data Encryption Standard, IEEE Vol. 10. No. 6, 1977.
6 송제호, "스마트 카드용 내장형 키 스케쥴러 블록 설계" 한국산학기술학회논문지, v. 11. no. 12, pp. 4962-4967. 2010년 12월.   과학기술학회마을   DOI
7 이병관, 전자상거래 보안, 남두도서, 2002.
8 서광석, 김창한, 암호학과 대수학, 북스힐, 1999.
9 D. R. Stinson, Cryptography Theory and Practice, Chapman & Hall/CRC, 2002.
10 VISA Open Platform Overview, 1999.
11 J. Bruer, "On Nonlinear Cimbinations of Linear shift Register Sequences,"
12 이임영, 송유진 역, 현대암호, 생능출판사, 1999.