Browse > Article
http://dx.doi.org/10.5762/KAIS.2011.12.1.364

A Study on the Hardware Complexity Reduction of Hilbert transformer by MAG algorithm  

Kim, Young-Woong (Dept. of Electronics Engineering, Graduate School of Information & Industry, Chungwoon University)
Lee, Young-Seock (Dept. of Digital Broadcasting and Electronic Engineering, Chungwoon University)
Publication Information
Journal of the Korea Academia-Industrial cooperation Society / v.12, no.1, 2011 , pp. 364-370 More about this Journal
Abstract
The Hilbert transform performs a role to transform band pass signals into low pass signals in wireless communication systems. The operation of Hilbert transform is based on a convolution process which is required adding and multiplying calculations. When the Hilbert transform is designed and hardware-implemented at gate level, the adding and multiplying operation requires a high power consumption and a occupation of wide area on a chip. So the results of adding and multiplying operation cause to degrade the performance of implemented system. In this paper, the new Hilbert transformer is proposed, which has a low hardware complexity by application of MAG(Minimum Adder Graph) algorithm. The proposed Hilbert transformer was simulated in ISE environment of Xilinx and showed the reduction of hardware complexity comparing with the number of gate in the conventional Hilbert transformer.
Keywords
SOC; FPGA; Hilbert Transform; MAG algorithm;
Citations & Related Records
연도 인용수 순위
  • Reference
1 P. K. Dutta and P. B. Duttagupta, "Optimization Method for Broadband Modem FIR Filter Design Using Common Subexpression Elimination," IEEE Instrumentation and Measurement Technology Conference, Vol. 3, pp. 1321-1324, 1994.
2 D. R. Bull and D. H. Horrocks, "Primitive operator digital filter," IEEE Proc. G., vol. 138, no. 3, pp. 401-412, June 1991.
3 A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst., vol. 42, no. 9, pp. 569-577, Sept. 1995.   DOI
4 N,K. Bose, Digital Filters Theory and Applications, North-Holland Ltd.,1985.
5 I. Richard and Hartley, "Subexpression Sharing in Filters Using Canonic Signed Digit Multipliers," IEEE Transaction on Circuits and Systems, Vol. 43, No. 10, Oct. 1996.   DOI
6 D. Kodek and K. Steigliz, "Comparison of Optimal and Local Search Methods for Designing Finite Wordlength FIR Digital Filters," IEEE Transactions on Circuits and Systems, Vol. 28, pp. 28-32, Jan. 1981.   DOI
7 A. de la Serna and M. A. Soderstrand, "Tradeoff Between FPGA Resource Utilization and Roundoff Error in Optimized CSD FIR Digital Filters," IEEE Asilomar Conference, Vol. 1, pp. 187-191, 1994.   DOI