1 |
[4] Y. H. Kim, S. K. Chamg, S. S. Kim, J. G. Choi, S. H. Lee, D. H. Hahn, and H. D. Kim, "Characteristics of Dual Polymetal(W/WNx/Polysilicon) Gate Complementary Metal Oxide Semiconductor for 0.1um Dynamic Random Access Memory Technology", Jpn. J. Appl. phys. Vol. 39, No. 4B., pp.1969-1973, 2000.
DOI
|
2 |
장성근, 김윤장, "DDI DRAM에서의 Column 불량 특성에 관한연구", 제9권, 제6호, pp. 1581-1584, 12월, 2008.
과학기술학회마을
DOI
|
3 |
B. Yu, D. H. Ju, W. C. Lee, N. Kepler, T. J. King and C. Hu, "Gate Engineering for Deep-Submicron CMOS Transistors", Electron Devices, Vol. 45, No. 6, pp.1253-1262, 1998.
DOI
ScienceOn
|
4 |
김원찬, "전자회로의 이해", 대영사, pp. 240-475, 8월, 2000.
|
5 |
S. M. Sze, "Physics of Semiconductor Device", John Willy & Sons, Inc., pp. 270-297, 7월, 1982.
|
6 |
http://www.eic.re.kr/
|
7 |
A.H.M. Kamal, A.T. Obeidat, and T. Budri, "Suppressing boron penetration and cobalt silicide agglomeration in deep submicron p-channel metal-oxide-semiconductor devices", Journal of Vacuum Science & Technology B, Vol. 20, No. 1 pp.173-179, 2002.
DOI
|