1 |
Elif Akcah, K. N. and Uzsoy, R. (2001), Cycle-time improvements for photolithography process in semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing, 14(1), 48-56
DOI
ScienceOn
|
2 |
Horiguchi, K., Raghavan, R., Uzsoy, R., and Venkateswaran, S. (2001), Finite-capacity production planning algorithms fora semiconductor wafer fabrication facility, International Journal of Production Research, 39(5), 825-842
DOI
ScienceOn
|
3 |
Kim, Y. D., Shim, S. O., Choi, B., and Hwang, H. (2003), Simplification methods for accelerating simulation-based real-time scheduling in a semiconductor wafer fabrication facility, IEEE Transactions on Semiconductor Manufacturing, 16(2), 290-298
DOI
ScienceOn
|
4 |
Pickett, B. and Zuniga, M. (1997), Modeling, scheduling, and dispatching in the dynamic environment of semiconductor manufacturing at FASL, Japan, Proceedings of IEEE/SEMI Advanced Semiconductor -Manufacturing Conference, 448-450
|
5 |
Kim, S., Yea, S. H., and Kim, B. K. (2002), Shift scheduling for steppers in the semiconductor wafer fabrication process, lIE Transactions, 34, 167-177
|
6 |
Hsieh, B. W., Chen, C. H., and Chang, S. C. (2001), Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation, IEEE Transactions on Robotics and Automation, 17(5), 599-608
DOI
ScienceOn
|
7 |
Sivakuma, A. I. (1999), Optimization of cycle time and utilization in semiconductor test manufacturing using simulation based, on-line, near-real-time scheduling system, Proceedings of the 1999 Winter Simulation Conference, 727-735
|
8 |
Vargas-Villamil, F. D. and Rivera D. E. (2000), Multilayer optimization and scheduling using model predictive control: application to reentrant semiconductor manufacturing lines, Computers and Chemical Engineering, 24, 2009-2021
DOI
ScienceOn
|
9 |
Potoradi, J., Boon, O. S., and Mason S. J. (2002), Using simulation-based scheduling to maximize demand fulfillment in a semiconductor assembly facility, Proceedings of the 2002 Winter Simul-ation Conference, 1857-1861
|
10 |
Dabbas, R. M., Chen, H. N., Fowler, J. W., and Shunk D. (2001), A combined dispatching criteria approach to scheduling semiconductor manufacturing systems. Computers and Industrial Engineering, 39, 307-324
DOI
ScienceOn
|
11 |
Cunningham, S. P., Spanos, C. J., and Voros, K. (1995), Semiconductor yield improvement: Results, and best practices, IEEE Transactions on Semiconductor Manufacturing, 8, 103-109
DOI
ScienceOn
|
12 |
Murty, S. and Bienvenu, J. W. (1995), Global Planning at Harris Semiconductor, Proceedings of International Symposium on Semiconductor Manufacturing 18-23
|
13 |
Lee, Y. H. and Lee, B. K., and Jeong, B. (2000), Multi-objective production scheduling of probe process in semiconductor manufacturing, Production Planning and Control, 11(7), 660-669
DOI
ScienceOn
|
14 |
Malmstrom, C. (1997), An integrated approach to planning and scheduling at Phillips Semiconductors, Proceedings of JEEE/SEMI Advanced Semiconductor Manufacturing Conference D27-D29
|
15 |
Rupp, T. M. and Ristic, M. (2000), Fine planning for supply chains in semiconductor manufacture, Journal of Material Processing Technology, 107, 390-397
DOI
ScienceOn
|
16 |
Freed, J. and Leachman, R. C. (1999), Scheduling semiconductor device test operations on multi head testers. IEEE Transactions on Semiconductor Manufacturing, 12(4), 523-530
DOI
ScienceOn
|
17 |
Hwang, T. K. and Chang S. H. (2003), Design of a Lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication, IEEE Transactions on Robotics and Automation, 19(4), 566-578
DOI
ScienceOn
|
18 |
Lee, Y. H. and Kim, J. (2002), Manufacturing cycle time reduction using balance control in the semiconductor fabrication line, Production Planning and Control, 13(6), 529-540
DOI
ScienceOn
|
19 |
Kim, Y. D., Kim, J. U., Lim, S. K., and Jun, H. B. (1998), Due-date based scheduling and control policies in a multi product semiconductor wafer fabrication facility, IEEE Transactions on Semiconductor Manufacturing, 11(1), 155-164
DOI
ScienceOn
|
20 |
Vargas-Villamil, F. D., Rivera D. E., and Kempf, K. G. (2003), A hierarchical approach to production control of reentrant semiconductor manufacturing lines, IEEE Transactions on Control systems Technology, 11(4), 578-587
DOI
ScienceOn
|
21 |
.Kim, Y. D., Kim, J. G., Choi, B., and Kim, H. U. (2001), Production scheduling in a semiconductor wafer fabrication facility producing multiple product types with distinct due dates, IEEE Transactions on Robotics and Automation, 17(5), 589-598
DOI
ScienceOn
|
22 |
Ellis, K. P., Lu, Y., and Bish, E. K. (2004), Scheduling of wafer test processes in semiconductor manufacturing, International Journal of Production Research, 42(2), 215-242
DOI
ScienceOn
|
23 |
Lee, Y. H., Park, J., and Kim, S. (2002), Experimental study on input and bottleneck scheduling for a semiconductor fabrication line, IIE Transactions, 34, 179-190
|