1 |
Lin, C Y,(1996), Shop Floor Scheduling of Semiconductor Wafer Fabricarion Using Real-Time Feedback Control and Prediction, Ph,D, thesis, University of California, Berkeley
|
2 |
Vargas-Villamil, F. D. and D. E, Rivera(2000), Multilayer Optimizarion and Scheduling Using Model Predictive Control: Application to Reentrant Semiconductor Manufacmring lines, Computers and Chemical Engineering, 24, 2009-2021
DOI
ScienceOn
|
3 |
Kang, J.(1996), A Method for Target Scheduling of Semiconductor Wafer Fabfrication Based on Event-Based Optimization Modeling and Discrete Event Simulation, Ph.D, thesis, Universiry of California, Berkeley
|
4 |
Shen, Y(1997), Stochastic Wafer Fabrication Scheduling, PhD. thesis, University of California, Berkeley
|
5 |
Sivakumar, A. I. and C S. Chong(2001), A Simulation based Analysis of Cycle Time Distribution, and Throughput in Semiconductor Backend Manufacturing, Computers in Industry, 45, 59-78
DOI
ScienceOn
|
6 |
Sloan, T. W,(1998), Scheduling Semiconductor Wafer Manufacturing Using In-line Equipment Condition and Yield Information, Ph,D, thesis, University of California, Berkeley
|
7 |
Lee, Y. S.(1997), S. y. Kim, S. H. Yea and B. K. Kim, Production Planning in Semiconductor Wafer Fab Considering Variable Cycle Times, Computer ind. Engng, 33(3-4), 713-716
DOI
ScienceOn
|
8 |
Sung, C S. and Y. L Choung(2000), Minimizing Makespan on a Single Burn-in Oven in Semiconductor Manufacturing, European Journal of Operational Research, 120, 559- 574
DOI
ScienceOn
|
9 |
Dabbas, R. M.(2001), H. N. Chen,j. W. Fowler and D. Shunk, A Combined Dispatching Criteria Approach to Scheduling Semiconductor Manufacruring System, Computers & lndustrial Engineering, 39, 307-324
DOI
ScienceOn
|
10 |
Huang, M.(1998), D. Wang, W H. Ip, Simulation Study of CONWIP for a Cold Rolling Plant, Int. J. Production Economics, 54,257-266
DOI
ScienceOn
|