1 |
Cunningham, J. A. (1990), The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing, IEEE Transactions on Semiconductor Manufacturing, 3(2),60-71
|
2 |
Law, A. M. and Kelton, W. D. (1991), Simulation Modeling and Analysis, 2nd edn, McGraw-Hill, New York
|
3 |
Montgomery, D. C.(1997), Design and Analysis of Experiments, 4th edn, Wiley, New York
|
4 |
Myers, R. H. and Montgomery, D. C. (1995), Response Surface Methodology Process and Product Optimization Using Designed Experiments, Wiley, New York
|
5 |
Montgomery, D. C. (2001), Introduction to Statistical Quality Control, 4th edn, Wiley, New York
|
6 |
Park,K, Lee, J., Kim,K, Kim,B., Lee, Y. and Ban,K (2000), Development of SBL System for Effectively Detecting Process Variation and Continuous Process Improvement, Technical Report, No. GN-00101442, Device Solution Network, Samsung Electronics Co.,Ltd.
|
7 |
Cheong, K., Kim,J., Son, H., Kim, K., Park, Y. and Yun,J. (1996), Studies on Construction of SBL System and Improvement for Process of Testing Semiconductor, Korean Semiconductor Technical Journal, 34, 1405-1418
|
8 |
Montgomery, D. C. and Peck, E. A. (1992), Introduction to Linear Regression Analysis, 2nd edn, Wiley, New York
|
9 |
Illyes, S. and Baglee, D. A. G. (1992), Statistical Bin Limits-an Approach to Wafer Disposition in Ie Fabrication, IEEE Transactions on Semiconductor Manufacturing, 5(1), 59-61
|