Browse > Article

A Scheduling Algorithm for Workstations with Limited Waiting Time Constraints in a Semiconductor Wafer Fabrication Facility  

Joo, Byung-Jun (Productivity Research Institute, LG Electronics)
Kim, Yeong-Dae (Department of Industrial and Systems Engineering, KAIST)
Bang, June-Young (Department of Industrial and Systems Engineering, KAIST)
Publication Information
Journal of Korean Institute of Industrial Engineers / v.35, no.4, 2009 , pp. 266-279 More about this Journal
Abstract
This paper focuses on the problem of scheduling wafer lots with limited waiting times between pairs of consecutive operations in a semiconductor wafer fabrication facility. For the problem of minimizing total tardiness of orders, we develop a priority rule based scheduling method in which a scheduling decision for an operation is made based on the states of workstations for the operation and its successor or predecessor operation. To evaluate performance of the suggested scheduling method, we perform simulation experiments using real factory data as well as randomly generated data sets. Results of the simulation experiments show that the suggested method performs better than a method suggested in other research and the one that has been used in practice.
Keywords
Scheduling; Semiconductor Wafer Fabrication; Waiting Time Limit; Tardiness;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Chen, J. S. and Yang, J. S. (2006), Model Formulations for the Machine Scheduling Problem with Limited Waiting Time Constraints, Jornal of Information and Optimization Sciences 27(1), 225-240   DOI
2 Chun, K.-W. and Hong, Y. (1996), Batch Sizing Heuristic for Batch Processing Workstations in Semiconductor Manufacturing, Journal of the Korean Institute of Industrial Engineers 22(2), 231-245
3 Kim, Y.-D., Shim, S.-O., Choi, B., and Hwang, H. (2003), Simplification Methods for Accelerating Simulation-based Realtime Scheduling in a Semiconductor Wafer Fabrication Facility, IEEE Transactions on Semiconductor Manufacturing 16(2), 290-298   DOI   ScienceOn
4 Kumar, P. R. (1994), Scheduling Semiconductor Manufacturing Plants, IEEE Control Systems 14(6), 33-40   DOI
5 Li, S., Tang, T., Collins, D. W. (1996), Minimum Inventory Variability Schedule with Applications in Semiconductor Fabrication, IEEE Transactions on Semiconductor Manufacturing 9(1), 145-149   DOI   ScienceOn
6 Lu, S. C. H., Ramaswamy, D., and Kumar, P. R. (1994), Efficient Scheduling Policies to Reduce Mean and Variance of Cycletime in Semiconductor Manufacturing Plants, IEEE Transactions on Semiconductor Manufacturing 7(3), 374-388   DOI   ScienceOn
7 Sheen, G. J. and Liao, L. W. (2007), A Branch and Bound Algorithm for the One-machine Scheduling Problem with Minimum and Maximum Time Lags, European Journal of Operational Research 181(1), 102-116   DOI   ScienceOn
8 Upasani, A. A., Uzsoy, R., and Sourirajan, K. (2006), A Problem Reduction Approach for Scheduling Semiconductor Wafer Fabrication Facilities, IEEE Transactions on Semiconductor Manufacturing 19(2), 216-225   DOI   ScienceOn
9 Wikum, E. D., Llewellyn, D. C., and Nemhauser, G. L. (1994), One-machine Generalized Precedence Constrained Scheduling Problems, Operations Research Letters 16(2), 87-99   DOI   ScienceOn
10 Artigues, C., Dauzere-Peres, S., Derreumaux, A., Sibille, O., and Yugma, C. (2006), A Batch Optimization Solver for Diffusion Area Scheduling in Semiconductor Manufacturing, Proc. 2006 IFAC International Symposium on Information Control Problems in Manufacturing 727-732
11 Lee, G.-C., Kim, Y.-D., Kim, J.-G., Choi, S.-H. (2003), A Dispatching Rule-based Approach to Production Scheduling in a Printed Circuit Board Manufacturing System, Journal of the Operational Research Society 54(1), 1038-1049   DOI   ScienceOn
12 Lee, Y. H., Park, J., and Kim, S. (2002), Experimental Study on Input and Bottleneck Scheduling for a Semiconductor Fabrication Line, IIE Transactions 34(2), 179-190   ScienceOn
13 Duwayri, Z., Mollaghasemi, M., Nazzal, D., and Rabadi, G. (2006), Scheduling Setup Changes at Bottleneck Workstations in Semiconductor Manufacturing, Production Planning and Control 17(7), 717-727   DOI   ScienceOn
14 Fondrevelle, J., Oulamara, A., and Portmann, M. C. (2006), Permutation Flowshop Scheduling Problems with Maximal and Minimal Time Lags, Computers and Operations Research 33(6), 1540-1556   DOI   ScienceOn
15 Fowler, J. W., Hogg, G. L., and Phillips, D. T. (2000), Control of Multiproduct Bulk Server Diffusion/oxidation Processes. Part 2: Multiple Servers, IIE Transactions 32(2), 167-176   ScienceOn
16 Garey, M. R. and Johnson, D. S. (1975), Complexity Results for Multiprocessor Scheduling Under Resource Constraints, SIAM Journal on Computing 4(4), 397-411   DOI
17 Johri, P. K. (1993), Practical Issues in Scheduling and Dispatching in Semiconductor Wafer Fabrication, Journal of Manufacturing Systems 12(6), 474-485   DOI   ScienceOn
18 Hodson, A., Muhlemann A. P., and Price, D. H. R. (1985), A Microcomputer based Solution to a Practical Scheduling Problem, Journal of the Operational Research Society 36(10), 903-914   DOI
19 Hsieh, B.-W., Chen, C.-H., and Chang, S.-C. (2001), Scheduling Semiconductor Wafer Fabrication by using Ordinal Optimizationbased Simulation, IEEE Transactions on Robotics and Automation 17(5), 599-608   DOI   ScienceOn
20 Kim, Y.-D., Kim, J.-U., Lim, S.-K., and Jun, H.-B. (1998a), Due-date Based Scheduling and Control Policies in a Multiproduct Semiconductor Wafer Fabrication Facility, IEEE Transactions on Semiconductor Manufacturing 11(1), 155-164   DOI   ScienceOn
21 Sourirajan, K., Uzsoy, R. (2007), Hybrid Decomposition Heuristics for Solving Large-scale Scheduling Problems in Semiconductor Wafer Fabrication, Journal of Scheduling 10(1), 41-65   DOI   ScienceOn
22 Min, H.-S. and Yih, Y. (2003), Selection of Dispatching Rules on Multiple Dispatching Decision Points in Real-time Scheduling of a Semiconductor Wafer Fabrication System, International Journal of Production Research 41(16), 3921- 3941   DOI   ScienceOn
23 Su, L.-H. (2003), A Hybrid Two-stage Flowshop with Limited Waiting Time Constraints, Computers and Industrial Engineering 44(3), 409-424   DOI   ScienceOn
24 Gurnani, H., Anupindi, R., and Akella, R. (1992), Control of Batch Processing Systems in Semiconductor Wafer Fabrication Facilities, IEEE Transactions on Semiconductor Manufacturing 5(4), 319-328   DOI   ScienceOn
25 Hung, Y. F. (1998), Scheduling of Mask Shop E-beam Writers. IEEE Transactions on Semiconductor Manufacturing 11(1), 165-172   DOI   ScienceOn
26 Kim, Y.-D., Bang J.-Y., An K.-Y., and Lim, S.-K. (2008), A Due-date based Algorithm for Lot-order Assignment in a Semiconductor Wafer Fabrication Facility, IEEE Transactions on Semiconductor Manufacturing 21(2), 209-216   DOI   ScienceOn
27 Joo, B.-J. and Kim, Y.-D. (2009), A Branch and Bound Algorithm for a Two-machine Flowshop Scheduling Problem with Limited Waiting Time Constraints, Journal of the Operational Research Society 60(4), 572-582   DOI   ScienceOn
28 Glassey, C. R. and Weng, W. W. (1991), Dynamic Batching Heuristic for Simultaneous Processing, IEEE Transactions on Semiconductor Manufacturing 4(2), 77-82   DOI   ScienceOn
29 Chern C. C. and Huang, K. L. (2004), A Heuristic Input Control Method for a Single-product, High-volume Wafer Fabrication Process to Minimize the Number of Photomask Changes, Journal of Manufacturing Systems 23(1), 30-45   DOI   ScienceOn
30 Kim, Y.-D., Lee, D.-H., Kim, J.-U., and Roh, H.-K. (1998b), A Simulation Study on Lot Release Control, Mask Scheduling and Batch Scheduling in Semiconductor Wafer Fabrication Facilities, Journal of Manufacturing Systems 17(2), 107-117   DOI   ScienceOn
31 Yang, D.-L. and Chern, M.-S. (1995), Two-machine Flowshop Sequencing Problem with Limited Waiting Time Constraints, Computers and Industrial Engineering 28(1), 63-70   DOI   ScienceOn
32 Robinson, J. K. and Giglio, R. (1999), Capacity Planning for Semiconductor Wafer Fabrication with Time Constraints between Operations, Proc. 1999 Winter Simulation Conference, 880-887
33 Sloan. T. and Shanthikumar, J. G. (2002), Using In-line Equipment Condition and Yield Information for Maintenance Scheduling and Dispatching in Semiconductor Wafer Fabs, IIE Transactions 34(2), 191-209   ScienceOn
34 Anderson, E. J. and Nyirenda, J. C. (1990), Two New Rules to Minimize Tardiness in a Job Shop, International Journal of Production Research 28(12), 2277-2292   DOI
35 Dabbas R. M. and Fowler, J. W. (2003), A New Scheduling Approach using Combined Dispatching Criteria in Wafer Fabs, IEEE Transactions on Semiconductor Manufacturing 16(3), 501-510   DOI   ScienceOn
36 Kim, Y.-D., Kim, J.-G., Choi, B., and Kim, H.-U. (2001), Production Scheduling in a Semiconductor Wafer Fabrication Facility Producing Multiple Product Types with Distinct Due Dates, IEEE Transactions on Robotics and Automation 17(5), 589-598   DOI   ScienceOn
37 Wein, L. M. (1988), Scheduling Semiconductor Wafer Fabrication, IEEE Transactions on Semiconductor Manufacturing 1(3), 115-130   DOI   ScienceOn
38 Caumond, A. and Lacomme, P. (2008), A Memetic Algorithm for the Job-shop with Time-lags, Computers and Operational Research 35(7), 2331-2356   DOI   ScienceOn
39 Yildirim, M. B., Duman, E., and Duman, D. (2006), Dispatching Rules for Allocation of Component Types to Machines in the Automated Assembly of Printed Circuit Boards, Lecture Notes in Computer Science 4263(1), 55-64   ScienceOn
40 Kim, S., Yea, S.-H., Kim, B. (2002), Shift Scheduling for Steppers in the Semiconductor Wafer Fabrication Process, IIE Transactions 34(2), 167-177   ScienceOn
41 Weng, W. W. and Leachman, R. C. (1993), An Improved Methodology for Real-time Production Decisions at Batch-process Work Stations, IEEE Transactions on Semiconductor Manufacturing 6(3), 219-225   DOI   ScienceOn
42 Liao, D.-Y., Chang S.-C., Pei, K.-W., and Chang, C.-M. (1996), Daily Scheduling for R&D Semiconductor Fabrication, IEEE Transactions on Semiconductor Manufacturing 9(4), 550-561   DOI   ScienceOn
43 Scholl, W. and Domaschke, J. (2000), Implementation of Modeling and Simulation in Semiconductor Wafer Fabrication with Time Constraints between Wet Etch and Furnace Operations, IEEE Transactions on Semiconductor Manufacturing 13(3) 273-277   DOI   ScienceOn