A Study on the Seed Step-coverage Enhancement Process (SSEP) of High Aspect Ratio Through Silicon Via (TSV) Using Pd/Cu/PVP Colloids
![]() |
Lee, Dongryul
(Surface Technology R&BD Group, Korea Institute of Industrial Technology)
Lee, Yugin (Surface Technology R&BD Group, Korea Institute of Industrial Technology) Kim, Hyung-Jong (Surface Technology R&BD Group, Korea Institute of Industrial Technology) Lee, Min Hyung (Surface Technology R&BD Group, Korea Institute of Industrial Technology) |
1 | E. Beyne et al., VLSI Technology, Systems, and Applications, (2006) 1. |
2 | C. Gregory et al., Temple, D, Electronic Components and Technology Conference (ECTC) 60 (2010) 1769. |
3 | M. Jurgen Wolf et al., Electronic Components and Technology Conference. (2008) 563. |
![]() |